Analyzing the worst-case execution time for instruction caches with prefetching
暂无分享,去创建一个
[1] Ting Chen,et al. WCET centric data allocation to scratchpad memory , 2005, 26th IEEE International Real-Time Systems Symposium (RTSS'05).
[2] Sang Lyul Min,et al. A worst case timing analysis technique for instruction prefetch buffers , 1994, Microprocess. Microprogramming.
[3] B. R. Rau,et al. HPL-PD Architecture Specification:Version 1.1 , 2000 .
[4] David B. Whalley,et al. Integrating the timing analysis of pipelining and instruction caching , 1995, Proceedings 16th IEEE Real-Time Systems Symposium.
[5] J. Torrellas,et al. Instruction Prefetching of Systems Codes with Layout Optimized for Reduced Cache Misses , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).
[6] Hansoo Kim,et al. Region-based Register Allocation for EPIC Architectures , 2000 .
[7] Gary S. Tyson,et al. Branch history guided instruction prefetching , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.
[8] James E. Smith,et al. Prefetching in supercomputer instruction caches , 1992, Proceedings Supercomputing '92.
[9] Alan Jay Smith,et al. Cache Memories , 1982, CSUR.
[10] K. Kavi. Cache Memories Cache Memories in Uniprocessors. Reading versus Writing. Improving Performance , 2022 .
[11] Pascal Sainrat,et al. Difficulties in Computing the WCET for Processors with Speculative Execution , 2002 .
[12] Isabelle Puaut,et al. WCET-centric software-controlled instruction caches for hard real-time systems , 2006, 18th Euromicro Conference on Real-Time Systems (ECRTS'06).
[13] Lin Yao,et al. A New WCET Estimation Algorithm Based on Instruction Cache and Prefetching Combined Model , 2004, ICESS.
[14] Robert A. Walker,et al. Interrupt Triggered Software Prefetching for Embedded CPU Instruction Cache , 2006, 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06).
[15] John Paul Shen,et al. Hardware Support for Prescient Instruction Prefetch , 2004, 10th International Symposium on High Performance Computer Architecture (HPCA'04).
[16] Sang Lyul Min,et al. An accurate worst case timing analysis technique for RISC processors , 1994, 1994 Proceedings Real-Time Systems Symposium.
[17] Sharad Malik,et al. Retargetable static timing analysis for embedded software , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).
[18] Todd C. Mowry,et al. Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[19] Sharad Malik,et al. Cache modeling for real-time software: beyond direct mapped instruction caches , 1996, 17th IEEE Real-Time Systems Symposium.
[20] Jyh-Charn Liu,et al. Deterministic upperbounds of the worst-case execution times of cached programs , 1994, 1994 Proceedings Real-Time Systems Symposium.
[21] D. Tabak,et al. Register window management for a real-time multitasking RISC , 1989, [1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track.
[22] Alan Jay Smith,et al. Sequential Program Prefetching in Memory Hierarchies , 1978, Computer.
[23] Glenn Reinman,et al. Fetch directed instruction prefetching , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.
[24] Trevor N. Mudge,et al. Wrong-path instruction prefetching , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[25] Microsystems Sun,et al. Jini^ Architecture Specification Version 2.0 , 2003 .
[26] Ann Marie Grizzaffi Maynard,et al. Contrasting characteristics and cache performance of technical and multi-user commercial workloads , 1994, ASPLOS VI.
[27] David B. Whalley,et al. Bounding worst-case instruction cache performance , 1994, 1994 Proceedings Real-Time Systems Symposium.
[28] Jakob Engblom,et al. Requirements for and Design of a Processor with Predictable Timing , 2004, Design of Systems with Predictable Behaviour.
[29] Stephan Thesing,et al. Pipeline Modeling for Timing Analysis , 2002, SAS.
[30] ZhangWei,et al. Analyzing the worst-case execution time for instruction caches with prefetching , 2009 .
[31] Douglas J. Joseph,et al. Prefetching Using Markov Predictors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.