Parallel template matching operations on a dynamically reconfigurable vision-chip architecture

Recently, high-speed image recognition functionality that is superior to the image recognition speed of the human eye is demanded for autonomous vehicles and robots. Currently, such embedded systems comprise a processor and memory. To recognize many images, many template images must be stored in memory and must be sent quickly from memory to the processor. For example, assuming that the system receives an external image with 1 million pixels at every 1 ms and assuming that the system must execute template-matching operations of 1 million template images with the same million pixels within 1 ms, then the transfer speed from the memory to the processor and the processor operation reaches 1 Petapixel/s. Therefore, to realize high-speed template-matching operation, a dynamically reconfigurable vision-chip architecture with a holographic memory and large-bandwidth optical connections has been proposed. Among such researches, this paper presents a proposal of novel parallel template-matching operations performed on the dynamically reconfigurable vision-chip architecture. Furthermore, the advantages of the new method are discussed based on some demonstration results.

[1]  Jose Mumbru,et al.  Optically programmable gate array , 2000, International Topical Meeting on Optics in Computing.

[2]  M. Ishikawa,et al.  A dynamically reconfigurable SIMD processor for a vision chip , 2003, IEEE Journal of Solid-State Circuits.

[3]  Jose Mumbru,et al.  Optical memory for computing and information processing , 1999, Optics + Photonics.

[4]  M. Watanabe,et al.  A Dynamic Optically Reconfigurable Gate Array—Perfect Emulation , 2008, IEEE Journal of Quantum Electronics.

[5]  Wancheng Zhang,et al.  A Programmable SIMD Vision Chip for Real-Time Vision Applications , 2008, IEEE Journal of Solid-State Circuits.

[6]  R. Brodersen,et al.  A realtime image processing chip set , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  M. Paindavoine,et al.  A 10 000 fps CMOS Sensor With Massively Parallel Image Processing , 2008, IEEE Journal of Solid-State Circuits.

[8]  Minoru Watanabe,et al.  Programmable optically reconfigurable gate array architecture and its writer. , 2009, Applied optics.

[9]  M. Popovic,et al.  FDTD Analysis of Light Propagation in the Human Photoreceptor Cells , 2008, IEEE Transactions on Magnetics.

[10]  Masahiro Nunoshita,et al.  Pulse-Modulated Vision Chips with Versatile-Interconnected Pixels , 2000, IPDPS Workshops.

[11]  Tetsuya Yagi,et al.  An analog silicon retina with multi-chip configuration , 2003, Proceedings of the International Joint Conference on Neural Networks, 2003..

[12]  Minoru Watanabe,et al.  Liquid crystal holographic configurations for optically reconfigurable gate arrays. , 2008, Applied optics.

[13]  Gan Zhou,et al.  Optically reconfigurable processors , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).