Testing complex couplings in multiport memories

In this paper, the effects of simultaneous write access on the fault modeling of multiport RAMs are investigated. New fault models representing more accurately the actual faults in such memories are then defined. Subsequently, a general algorithm that ensures the detection of all faults belonging to the new fault model is proposed. Unfortunately, the obtained algorithms are of O(n/sup 2/) complexity which is not practical for real purposes. In order to reduce the complexity of the former test algorithm a topological approach has been developed. Finally, a BIST implementation of one of the proposed topological algorithms is presented. >

[1]  John P. Hayes.  Testing Memories for Single-Cell Pattern-Sensitive Faults , 1980, IEEE Transactions on Computers.

[2]  Ad J. van de Goor,et al.  An overview of deterministic functional RAM chip testing , 1990, CSUR.

[3]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[4]  Christos A. Papachristou,et al.  An Improved Method for Detecting Functional Faults in Semiconductor Random Access Memories , 1985, IEEE Transactions on Computers.

[5]  Bruce F. Cockburn,et al.  Detection of coupling faults in RAMs , 1990, J. Electron. Test..

[6]  Ion M. Ratiu,et al.  Pseudorandom Built-in Self-Test Methodology and Implementation for the IBM RISC System/6000 Processor , 1990, IBM J. Res. Dev..

[7]  O. Kebichi,et al.  A new class of fault models and test algorithms for dual-port dynamic RAM testing , 1993, Records of the 1993 IEEE International Workshop on Memory Testing.

[8]  Manuel J. Raposa.  Dual port static RAM testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[9]  Jacob A. Abraham,et al.  TESTING OF SEMICONDUCTOR RANDOM ACCESS MEMORIES. , 1977 .

[10]  Younggap You,et al.  A Self-Testing Dynamic RAM Chip , 1985, IEEE Journal of Solid-State Circuits.

[11]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[12]  Sudhakar M. Reddy,et al.  A March Test for Functional Faults in Semiconductor Random Access Memories , 1981, IEEE Transactions on Computers.

[13]  Sudhakar M. Reddy,et al.  Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access Memories , 1980, IEEE Transactions on Computers.

[14]  Bernard Courtois,et al.  Built-in self-test in multi-port RAMs , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[15]  Ad J. van de Goor,et al.  Test Pattern Generation for API Faults in RAM , 1988, IEEE Trans. Computers.