The Status and Challenges of Multi-Processor System-on-Chip’s Formal Verification
暂无分享,去创建一个
[1] Michael R. Hansen,et al. Models and formal verification of multiprocessor system-on-chips , 2008, J. Log. Algebraic Methods Program..
[2] Rolf Ernst,et al. A Formal Approach to MpSoC Performance Verification , 2003, Computer.
[3] Bernd Becker,et al. SFB/TR 14 AVACS – Automatic Verification and Analysis of Complex Systems (Der Sonderforschungsbereich/Transregio 14 AVACS – Automatische Verifikation und Analyse komplexer Systeme) , 2007, it Inf. Technol..
[4] Kees Goossens,et al. AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.
[5] Shi-Yu Huang,et al. Formal Equivalence Checking and Design Debugging , 1998 .
[6] André Platzer,et al. Differential Dynamic Logic for Hybrid Systems , 2008, Journal of Automated Reasoning.