Dynamic Thread Mapping Based on Machine Learning for Transactional Memory Applications
暂无分享,去创建一个
Jean-François Méhaut | Luiz Gustavo Fernandes | Márcio Bastos Castro | Luís Fabrício Wanderley Góes | M. Castro | J. Méhaut | L. F. Góes | L. G. Fernandes
[1] Kunle Olukotun,et al. STAMP: Stanford Transactional Applications for Multi-Processing , 2008, 2008 IEEE International Symposium on Workload Characterization.
[2] Michael F. P. O'Boyle,et al. Mapping parallelism to multi-cores: a machine learning based approach , 2009, PPoPP '09.
[3] Guillaume Mercier,et al. hwloc: A Generic Framework for Managing Hardware Affinities in HPC Applications , 2010, 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing.
[4] Jin Zhang,et al. Process Mapping for MPI Collective Communications , 2009, Euro-Par.
[5] Mahmut T. Kandemir,et al. Process variation aware thread mapping for Chip Multiprocessors , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[6] Kunle Olukotun,et al. Eigenbench: A simple exploration tool for orthogonal TM characteristics , 2010, IEEE International Symposium on Workload Characterization (IISWC'10).
[7] Jean-François Méhaut,et al. A machine learning-based approach for thread mapping on transactional memory applications , 2011, 2011 18th International Conference on High Performance Computing.
[8] Henk Sips,et al. Euro-Par 2009 Parallel Processing, 15th International Euro-Par Conference, Delft, The Netherlands, August 25-28, 2009. Proceedings , 2009, Euro-Par.
[9] Michael F. P. O'Boyle,et al. Towards a holistic approach to auto-parallelization: integrating profile-driven parallelism detection and machine-learning based mapping , 2009, PLDI '09.
[10] Jean-François Méhaut,et al. Analysis and Tracing of Applications Based on Software Transactional Memory on Multicore Architectures , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.
[11] Philippe Olivier Alexandre Navaux,et al. Evaluating Thread Placement Based on Memory Access Patterns for Multi-core Processors , 2010, 2010 IEEE 12th International Conference on High Performance Computing and Communications (HPCC).
[12] Jack J. Dongarra,et al. Collecting Performance Data with PAPI-C , 2009, Parallel Tools Workshop.
[13] James R. Larus,et al. Transactional Memory , 2006, Transactional Memory.
[14] J. Ross Quinlan,et al. Induction of Decision Trees , 1986, Machine Learning.
[15] Torvald Riegel,et al. Dynamic performance tuning of word-based software transactional memory , 2008, PPoPP.
[16] Michael F. P. O'Boyle,et al. A Static Task Partitioning Approach for Heterogeneous Systems Using OpenCL , 2011, CC.