On MPSoC Software Execution at the Transaction Level

This article presents a wide variety of techniques for realizing transaction-level models of the increasingly large-scale multiprocessor systems on chip. It describes how such models of hardware allow subsequent software integration and system performance evaluation.

[1]  Andreas Gerstlauer,et al.  RTOS modeling for system level design , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  James R. Bell,et al.  Threaded code , 1973, CACM.

[3]  Frank Ghenassia,et al.  TLM: An Overview and Brief History , 2005 .

[4]  Fabrice Bellard,et al.  QEMU, a Fast and Portable Dynamic Translator , 2005, USENIX ATC, FREENIX Track.

[5]  Maurice V. Wilkes.  The Growth of Interest in Microprogramming: A Literature Survey , 1969, CSUR.

[6]  L. Peter Deutsch,et al.  Efficient implementation of the smalltalk-80 system , 1984, POPL.

[7]  Ahmed Amine Jerraya,et al.  Hardware Abstraction Layer , 2009 .

[8]  Jordi Carrabina,et al.  Mixed simulation kernels for high performance virtual platforms , 2009, 2009 Forum on Specification & Design Languages (FDL).

[9]  Giovanni De Micheli,et al.  Synthesis and simulation of digital systems containing interacting hardware and software components , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[10]  Zhonglei Wang,et al.  An efficient approach for system-level timing simulation of compiler-optimized embedded software , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[11]  Frank Ghenassia.  Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems , 2010 .

[12]  David Keppel,et al.  Shade: a fast instruction-set simulator for execution profiling , 1994, SIGMETRICS.

[13]  Eugenio Villar,et al.  Automatic HW/SW Interface Modeling for Scratch-Pad and Memory Mapped HW Components in Native Source-Code Co-simulation , 2009, IESS.