Design issues in digit serial signal processors

Several design issues that have arisen during the development of a set of CAD tools used to support the rapid prototyping of a family of VLSI signal processing architectures are presented. The components out of which the signal processors are constructed are ones which operate digit-serially. Digit-serial architectures, which have digit-serial data transmission combined with digit-serial computation, are uniquely suited for the design of VLSI signal processors. The speed disadvantages of digit-serial input are overcome if the input is overlapped with the computation (referred to as digit pipelining). Thus, digit-serial architectures can provide both high throughput and low latency. Design tradeoffs affecting the component design as well as the system design for digit serial signal processors are presented. Considerations which have affected the development of CAD tools are discussed.<<ETX>>

[1]  Gernot Metze,et al.  Elimination of carry propagation in digital computers , 1959, IFIP Congress.

[2]  A. Avizeinis,et al.  Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .

[3]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[4]  H. T. Kung,et al.  Systolic Arrays for (VLSI). , 1978 .

[5]  Mary Jane Irwin,et al.  A Digit Pipelined Dynamic Time Warp Processor , 1986 .

[6]  Mary Jane Irwin,et al.  An Overview of the Penn State Design System , 1987, 24th ACM/IEEE Design Automation Conference.

[7]  Mary Jane Irwin,et al.  Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A Tutorial , 1987, Computer.

[8]  Naofumi Takagi,et al.  Design of high speed MOS multiplier and divider using redundant binary representation , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).

[9]  Mary Jane Irwin,et al.  The Arithmetic Cube , 1987, IEEE Transactions on Computers.

[10]  Mary Jane Irwin,et al.  Mesh Arrays and Logician: A Tool for Their Efficient Generation , 1987, 24th ACM/IEEE Design Automation Conference.

[11]  Mary Jane Irwin,et al.  A digit pipelined dynamic time warp processor [word recognition] , 1988, IEEE Trans. Acoust. Speech Signal Process..

[12]  Mary Jane Irwin,et al.  A high level synthesis tool for systolic designs , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[13]  Mary Jane Irwin,et al.  A comparison of two digit serial VLSI adders , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[14]  S. C. Knowles,et al.  Bit-level systolic arrays for IIR filtering , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[15]  Mary Jane Irwin,et al.  A Comparison of Four Two-Dimensional Gate Matrix Layout Tools , 1989, 26th ACM/IEEE Design Automation Conference.

[16]  Mary Jane Irwin,et al.  Implementing algorithms for convolution on arrays of adders , 1989, International Conference on Acoustics, Speech, and Signal Processing,.