论文信息 - PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems

PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems

On-chip regulators are becoming increasingly important for ultra-low voltage nano-scale SoC systems. In this paper, an all-digital controlled linear regulator is presented. A novel Process-Voltage-Temperature (PVT) -aware design is implemented to mitigate environmental variations and to guarantee the resolution of the liner regulator. The proposed digital voltage regulator can achieve up to 98.4% current efficiency. This design leads to three major advantages: (1) fast response time of 60ns, (2) low quiescent current 162μA in a stable state, and (3) PVT tolerance. The settling time is about 138ns. The output voltage error in 0.3V stable states with error improvement of the resolution using PVT-aware DED is around 50%. The best FOM at the regulated voltage (VREG) of 0.51V is 4.2 pA·s. This digital controlled voltage regulator is designed and implemented for near-/sub- threshold operations. It can generate VREG from 0.3V ~ 0.51V in steps of 30mV without resolution degradation under PVT variations. The total area of the regulator is about 388.6×35.7μm2 using TSMC 65-nm low-power bulk CMOS technology.

[1] Kazunori Watanabe,et al. 0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65 nm CMOS , 2011, IEICE Trans. Electron..

[2] Wei Hwang,et al. All Digital Linear Voltage Regulator for Super- to Near-Threshold Operation , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3] Chien-Hung Tsai,et al. A Low-Dropout Regulator With Tail Current Control for DPWM Clock Correction , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4] Kazumasa Yanagisawa,et al. An on-chip 250 mA 40 nm CMOS digital LDO using dynamic sampling clock frequency scaling with offset-free TDC-based voltage sensor , 2012, 2012 IEEE International SOC Conference.

[5] Kazunori Watanabe,et al. 0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[6] Peng Li,et al. A 0.38 V near/sub-VT digitally controlled low-dropout regulator with enhanced power supply noise rejection in 90 nm CMOS process , 2013, IET Circuits Devices Syst..