Cache-Optimal Methods for Bit-Reversals
暂无分享,去创建一个
[1] Yong Yan,et al. A memory-layout oriented run-time technique for locality optimization on SMPs , 1998, Proceedings. 1998 International Conference on Parallel Processing (Cat. No.98EX205).
[2] Carl Staelin,et al. lmbench: Portable Tools for Performance Analysis , 1996, USENIX Annual Technical Conference.
[3] Chenxi Zhang,et al. Two fast and high-associativity cache schemes , 1997, IEEE Micro.
[4] Alan H. Karp. Bit Reversal on Uniprocessors , 1996, SIAM Rev..
[5] Michel Dubois,et al. VIRTUAL-ADDRESS CACHES , 1997 .
[6] David A. Patterson,et al. Computer architecture (2nd ed.): a quantitative approach , 1996 .
[7] Brian N. Bershad,et al. Avoiding conflict misses dynamically in large direct-mapped caches , 1994, ASPLOS VI.
[8] Michel Cekleov,et al. Virtual-address caches. Part 1: problems and solutions in uniprocessors , 1997, IEEE Micro.
[9] Larry Carter,et al. Memory hierarchy considerations for fast transpose and bit-reversals , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.
[10] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[11] Scott Devine,et al. Using the SimOS machine simulator to study complex computer systems , 1997, TOMC.
[12] David F. Bacon,et al. Compiler transformations for high-performance computing , 1994, CSUR.
[13] Chau-Wen Tseng,et al. Data transformations for eliminating conflict misses , 1998, PLDI.