Accumulation mode MOS varactor SPICE model for RFIC applications

An empirical model for a MOS varactor, valid in both the accumulation and depletion regions of bias over the RF frequency range up to 10 GHz, is proposed. Measured data that verify the model are presented. The model is found to be valid over a wide range of MOS varactor layouts dimensions and can be easily tuned to different processes.

[1]  Rinaldo Castello,et al.  A three terminal varactor for RF IC's in standard CMOS technology , 2000 .

[2]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[3]  Pietro Andreani,et al.  A 2.4-GHz CMOS monolithic VCO based on an MOS varactor , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[4]  R. Castello,et al.  A metal-oxide-semiconductor varactor , 1999, IEEE Electron Device Letters.