A 50 mW bandpass /spl Sigma//spl Delta/ ADC with 333 kHz BW and 90 dB DR

A mixer plus multi-bit bandpass ΣΔ ADC achieves 89 dB and 77 dB SNR in 35 kHz and 333 kHz bandwidths at 273 MHz IF while consuming 16 mA from a 3 V supply. The 6/sup th/-order ADC combines continuous-time LC and active RC resonators with a discrete-time switched-capacitor resonator, and includes an AGC capability. The IC is fabricated in a 0.35 μm BiCMOS process.

[1]  J. Lloyd,et al.  A flexible 10-300 MHz receiver IC employing a bandpass sigma-delta ADC , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[2]  Johan H. Huijsing,et al.  A 1.8-mW CMOS sigma delta modulator with integrated mixer for A/D conversion of IF signals , 2000 .