Behavioral Modelling and Optimization of a Cyclic Feedback-Based Successive Approximation TDC with Dynamic Delay Equalization

This paper investigates the performance of cyclic feedback-based Successive Approximation Time-to-Digital Converter (SA - TDC) with dynamic delay equalization aimed to improve its conversion speed. The converter architecture is studied through numerical and behavioral modelling simulations presenting relevant implementation details and the impact of circuit non-idealities such as devices mismatch and noise. A comprehensive investigation of the dynamic delay equalization technique provides useful insights on the nominal achievable performance (i.e. effective time resolution), as well as circuit implementation guidelines. Furthermore, two novel alternative SA TDC topologies are proposed, targeting superior power efficiency with negligible hardware overhead.

[1]  Tadahiro Kuroda,et al.  A 10-Bit 80-MS/s Decision-Select Successive Approximation TDC in 65-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[2]  Antti Mäntyniemi,et al.  A time-to-digital converter (TDC) with a 13-bit cyclic time domain successive approximation interpolator with sub-ps-level resolution using current DAC and differential switch , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  Marek Miśkowicz,et al.  Dynamic equalization of logic delays in feedback-based successive approximation TDCs , 2017, 2017 3rd International Conference on Event-Based Control, Communication and Signal Processing (EBCCSP).

[4]  Alexandre Yakovlev,et al.  On-chip structures for timing measurement and test , 2003, Microprocess. Microsystems.

[5]  Timo Rahkonen,et al.  A CMOS Time-to-Digital Converter (TDC) Based On a Cyclic Time Domain Successive Approximation Interpolation Method , 2009, IEEE Journal of Solid-State Circuits.

[6]  Hiroyuki Kobayashi,et al.  An LDPC Decoder With Time-Domain Analog and Digital Mixed-Signal Processing , 2014, IEEE Journal of Solid-State Circuits.

[7]  Marek Miskowicz,et al.  Event-Based Control and Signal Processing , 2015 .

[8]  Marek Miskowicz,et al.  Optimized design of successive approximation time-to-digital converter with single set of delay lines , 2016, 2016 Second International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP).

[9]  Pasquale Daponte,et al.  Design, Modeling and Testing of Data Converters , 2013 .

[10]  Gordon Russell,et al.  Design of sub-10-picoseconds on-chip time measurement circuit , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[11]  Juha Kostamovaara,et al.  Cyclic time domain successive approximation time-to-digital converter (TDC) with sub-ps-level resolution , 2011, 2011 IEEE International Instrumentation and Measurement Technology Conference.

[12]  Fei Yuan,et al.  CMOS Time-Mode Circuits and Systems : Fundamentals and Applications , 2015 .

[13]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .

[14]  Marek Miskowicz,et al.  Optimizing time-to-digital converter architecture for successive approximation time measurements , 2013, 2013 IEEE Nordic-Mediterranean Workshop on Time-to-Digital Converters (NoMe TDC).