Minimum-Width Method of Variable Ordering for Binary Decision Diagrams

Title Minimum-Width Method of Variable Ordering for Binary Decision Diagrams Author(s) Minato, Shin-ichi Citation IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences, E75(A3), 392-399 Issue Date 1992-03-20 Doc URL http://hdl.handle.net/2115/47490 Rights copyright©1992 IEICE Type article Note PAPER: Special Section on the 4th Karuizawa Workshop on Circuits and Systems File Information 62_IEICE75_392.pdf

[1]  Nagisa Ishiura,et al.  Shared binary decision diagram with attributed edges for efficient Boolean function manipulation , 1990, 27th ACM/IEEE Design Automation Conference.

[2]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[3]  Kenneth J. Supowit,et al.  Finding the Optimal Variable Ordering for Binary Decision Diagrams , 1987, 24th ACM/IEEE Design Automation Conference.

[4]  Masahiro Fujita,et al.  On variable ordering of binary decision diagrams for the application of multi-level logic synthesis , 1991, Proceedings of the European Conference on Design Automation..

[5]  Don E. Ross,et al.  Heuristics to compute variable orderings for efficient manipulation of ordered binary decision diagrams , 1991, 28th ACM/IEEE Design Automation Conference.

[6]  Hiroshi Sawada,et al.  Minimization of binary decision diagrams based on exchanges of variables , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[7]  S. Aborhey.  Binary decision graph reduction , 1989 .

[8]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[9]  Masahiro Fujita,et al.  Multi-level logic optimization using binary decision diagrams , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  Albert R. Wang,et al.  Logic verification using binary decision diagrams in a logic synthesis environment , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[11]  Randal E. Bryant,et al.  On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication , 1991, IEEE Trans. Computers.

[12]  石浦 菜岐佐,et al.  A Class of Logic Functions Expressible by a Polynomial-Size Binary Decision Diagram , 1989 .