A novel test data compression approach based on bit reversion

[1]  Krishnendu Chakrabarty,et al.  System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Dong Sam Ha,et al.  HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.

[3]  Tie-Bin Wu,et al.  Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding , 2013, J. Electron. Test..

[4]  Bashir M. Al-Hashimi,et al.  Variable-length input Huffman coding for system-on-a-chip test , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[6]  Krishnendu Chakrabarty,et al.  Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes , 2003, IEEE Trans. Computers.

[7]  Emmanouil Kalligeros,et al.  Optimal Selective Huffman Coding for Test-Data Compression , 2007, IEEE Transactions on Computers.

[8]  Bashir M. Al-Hashimi,et al.  Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression , 2002, DATE.

[9]  J.H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[10]  Dimitris Nikolos,et al.  Input Test Data Compression Based on the Reuse of Parts of Dictionary Entries: Static and Dynamic Approaches , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Nirnjan M. Devashrayee,et al.  Run-Length-Based Test Data Compression Techniques: How Far from Entropy and Power Bounds? - A Survey , 2010, VLSI Design.

[12]  Peng Liu,et al.  A scan disabling-based BAST scheme for test cost reduction , 2011, IEICE Electron. Express.

[13]  Krishnendu Chakrabarty,et al.  A unified approach to reduce SOC test data volume, scan power and testing time , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Aiman H. El-Maleh.  Test data compression for system-on-a-chip using extended frequency-directed run-length code , 2008, IET Comput. Digit. Tech..

[15]  Mehrdad Nourani,et al.  RL-huffman encoding for test compression and power reduction in scan applications , 2005, TODE.

[16]  Nur A. Touba,et al.  An efficient test vector compression scheme using selective Huffman coding , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..