Near-threshold sequential circuits using Improved Clocked Adiabatic Logic in 45nm CMOS processes

The paper presents adiabatic flip-flops and sequential circuits operating on near-threshold low voltages, which are realized with ICAL (Improved Clocked Adiabatic Logic) circuits. A near-threshold ICAL mode-10 counter with a single-phase power clock is implemented. Full-custom layouts of all circuits are drawn by Cadence Virtuoso layout editor with the NCSU FreePDK 45nm technology library. Full parasitic extraction is done by Calibre PEX parasitic extraction tool. Based on the post-layout simulations and the comparison with the CMOS counterparts, the adiabatic flip-flops that operate on medium-voltage region can not only keep reasonable speed but also reduce greatly energy consumptions.

[1]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[2]  John S. Denker,et al.  2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.

[3]  Jianping Hu,et al.  Single-phase adiabatic flip-flops and sequential circuits using improved CAL circuits , 2007, 2007 7th International Conference on ASIC.

[4]  L. Reyneri,et al.  Positive feedback in adiabatic logic , 1996 .

[5]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[6]  Farshad Moradi,et al.  New subthreshold concepts in 65nm CMOS technology , 2009, 2009 10th International Symposium on Quality Electronic Design.

[7]  Jian Ping Hu,et al.  Near-Threshold Flip-Flops Using Clocked Adiabatic Logic in Nanometer CMOS Processes , 2011 .

[8]  Jan M. Rabaey,et al.  Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.

[9]  Vojin G. Oklobdzija,et al.  Clocked CMOS Adiabatic Logic with Single AC Power Supply , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[10]  Jan M. Rabaey,et al.  Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic , 2003 .

[11]  Suhwan Kim,et al.  Single-phase source-coupled adiabatic logic , 1999, ISLPED '99.

[12]  David Bol,et al.  Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic , 2009, ISLPED.

[13]  David Blaauw,et al.  Energy efficient near-threshold chip multi-processing , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[14]  Vojin G. Oklobdzija,et al.  Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: experimental results , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.