A General Chaotic Circuit Design and Hardware Implementation via the Inductance Integrators

This paper presents a scheme for the modified chaotic circuits based on inductance integration. In view of the fact that the DC resistance of an inductor in the circuit cannot be ignored, this way ...

[1]  A. Rucklidge.  Chaos in models of double convection , 1992, Journal of Fluid Mechanics.

[2]  C. Sánchez López.  A 1.7 MHz Chua's circuit using VMs and CF+s , 2012 .

[3]  Kehui Sun,et al.  Generalized synchronization of fractional-order hyperchaotic systems and its DSP implementation , 2018 .

[4]  Esteban Tlelo-Cuautle,et al.  PVT-Robust CMOS Programmable Chaotic Oscillator: Synchronization of Two 7-Scroll Attractors , 2018, Electronics.

[5]  Khaled Hayatleh,et al.  A novel high CMRR trans-impedance instrumentation amplifier for biomedical applications , 2018, Analog Integrated Circuits and Signal Processing.

[6]  Christos Volos,et al.  Dynamics, FPGA realization and application of a chaotic system with an infinite number of equilibrium points , 2017 .

[7]  César Cruz-Hernández,et al.  Chaotic Communication System Using Chua's oscillators Realized with Ccii+s , 2009, Int. J. Bifurc. Chaos.

[8]  Jan Danckaert,et al.  Simple Two-Transistor Single-Supply Resistor–Capacitor Chaotic Oscillator , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Sajal K. Paul,et al.  Inductorless realization of Chua’s oscillator using DVCCTA , 2016 .

[10]  Tanmoy Banerjee,et al.  Single amplifier biquad based inductor-free Chua’s circuit , 2012, 1210.8409.

[11]  Jinhu Lu,et al.  A Module-Based and Unified Approach to Chaotic Circuit Design and its Applications , 2007, Int. J. Bifurc. Chaos.

[12]  A. B. Patki,et al.  System identification using chaos theory on ARM Cortex M3 processor development board , 2015, 2015 IEEE International Advance Computing Conference (IACC).

[13]  K. Hayatleh,et al.  A CMOS technology friendly wider bandwidth opamp frequency compensation , 2017, 2017 Second International Conference on Electrical, Computer and Communication Technologies (ICECCT).

[14]  Carlos Sánchez-López,et al.  A SPICE-Compatible Nonlinear CCII Macromodel , 2017, J. Circuits Syst. Comput..

[15]  Francisco V. Fernández,et al.  Optimization and CMOS design of chaotic oscillators robust to PVT variations: INVITED , 2019, Integr..

[16]  Philippe Bouysse,et al.  DSP implementation of self-synchronised chaotic encoder-decoder , 2000 .

[17]  Andrey A. Trebler.  A Transition to Chaos in Rucklidge Model of Double Convection , 2008, 2008 International Conference on Computational Intelligence for Modelling Control & Automation.

[18]  S Zourob,et al.  A Technique to Reduce the Capacitor Size in Two Stage Miller Compensated Opamp. , 2018, 2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT).

[19]  L. Chua,et al.  The double scroll family , 1986 .

[20]  Omer Aydin,et al.  Low sensitivity complex image rejection filter for GNSS receivers , 2018 .

[21]  Leon O. Chua,et al.  The Four-Element Chua's Circuit , 2008, Int. J. Bifurc. Chaos.