Low-power and area-efficient FIR filter implementation suitable for multiple taps

This paper describes a 32-tap finite impulse response (FIR) filter with two 16-tap macros suitable for multiple taps. The derived condition for a coded coefficient and data block shows 35% savings in power consumption and 44% improvement in occupied area compared to a typical radix-4 modified Booth algorithm. According to the condition and separated shifting-accessing clock scheme, we have implemented a 32-tap FIR filter in 0.6-/spl mu/m CMOS technology with three levels of metal. The chip that occupies 2.3/spl times/2.5 mm/sup 2/ of silicon area has an operating frequency of 20 MHz and consumes 75 mW at V/sub dd/=3.3 V.

[1]  Debashis Bhattacharya,et al.  Algorithms for low power and high speed fir filter realization using differential coefficients , 1997 .

[2]  K. Azadet,et al.  A low power 128-tap digital adaptive equalizer for broadband modems , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  G. Venkatesh,et al.  Low-power realization of FIR filters on programmable DSPs , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[5]  G. Casagrande,et al.  A 30M samples/s programmable filter processor , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[6]  Oscal T.-C. Chen,et al.  A highly-flexible FIR processor with scaleable dynamic data ranges , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[7]  Tughrul Arslan,et al.  Low-power coefficient segmentation algorithm for FIR filter implementation , 1998 .

[8]  M. Hatamian,et al.  A 100 MHz 40-tap programmable FIR filter chip , 1990, IEEE International Symposium on Circuits and Systems.

[9]  Jun Rim Choi,et al.  Structured design of a 288-tap FIR filter by optimized partial product tree compression , 1997 .

[10]  Chein-Wei Jen,et al.  On the design automation of the memory-based VLSI architectures for FIR filters , 1993 .