On-chip impulse response generation for analog and mixed-signal testing

A technique for testing analog and mixed-signal linear circuit components based on their impulse response (IR) signatures is presented in This work. A simple DFT structure is proposed to enable the on-chip generation of the impulse response signatures from the corresponding step responses of the circuit components. The proposed technique circumvents the need to apply pseudorandom patterns and perform complex on-chip cross-correlation for IR generation. A set of post processing steps based on cross/auto-correlation are proposed to efficiently compare IR signatures. A statistical approach based on linear regression and outlier analysis is used for defect screening. A continuous-time active state variable filter benchmark circuit is used as the device-under-test as a means of validating this technique. The detection sensitivity for shorting and open resistive faults across various defect severity levels is analyzed. The detection results are compared and shown to be superior to a typical specification based test.

[1]  José Luis Huertas,et al.  Analog and mixed-signal benchmark circuits-first release , 1997, Proceedings International Test Conference 1997.

[2]  Kwang-Ting Cheng,et al.  Pseudorandom testing for mixed-signal circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  W. Lichtenberger A technique of linear system identification using correlating filters , 1961 .

[4]  H. Demuth,et al.  A Crosscorrelation Method for Measuring the Impulse Response of Reactor Systems , 1961 .

[5]  T. I. Pritchard,et al.  Transient response testing of mixed-signal ASICs , 1992, [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit.

[6]  Mani Soma A design-for-test methodology for active analog filters , 1990, Proceedings. International Test Conference 1990.

[7]  P. R. Shepherd,et al.  PRBS testing of analogue circuits , 1992 .

[8]  Harry W. Li,et al.  Measuring the impulse response of linear systems using an analog correlator , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[9]  Gordon W. Roberts,et al.  A BIST scheme for a SNR, gain tracking, and frequency response test of a sigma-delta ADC , 1995 .

[10]  A. Singh,et al.  Fault simulation model for i/sub DDT/ testing: an investigation , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..