FPGA Clock Management for Low Power
暂无分享,去创建一个
[1] Thomas D. Burd,et al. The simulation and evaluation of dynamic voltage scaling algorithms , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).
[2] Narayanan Vijaykrishnan,et al. Energy efficient datapath synthesis using dynamic frequency clocking and multiple voltages , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).
[3] Eby G. Friedman,et al. Minimizing power dissipation in non-zero skew-based clock distribution networks , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[4] Eby G. Friedman,et al. Clock distribution design in VLSI circuits-An overview , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[5] Narayanan Vijaykrishnan,et al. A linear array processor with dynamic frequency clocking for image processing applications , 1998, IEEE Trans. Circuits Syst. Video Technol..
[6] Scott Hauck,et al. Asynchronous design methodologies: an overview , 1995, Proc. IEEE.
[7] Dake Liu,et al. Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.
[8] Thomas A. DeMassa,et al. Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.
[9] Hal Wasserman,et al. Comparing algorithm for dynamic speed-setting of a low-power CPU , 1995, MobiCom '95.
[10] William J. Dally,et al. Digital systems engineering , 1998 .
[11] Burton M. Leary,et al. A 200 MHz 64 b dual-issue CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.