Symbolic Reliability Analysis and Optimization of ECU Networks

Increasing reliability at a minimum amount of extra cost is a major challenge in todays ECU network design. Considering reliability as an objective already in early design phases has the potential to avoid expensive modifications in later design phases. Hence, there is a need for an appropriate optimization process and efficient analysis techniques to evaluate the found implementations. In this paper, we will show how symbolic techniques can be used to efficiently analyze and optimize such reliable systems. The contribution of this paper is (1) a symbolic reliability analysis that makes use of a partitioned structure function and (2) a symbolic optimization process based on binary ILP solvers. Our case study from the automotive area will show a significant speed-up using our analysis technique. Moreover, our optimization approach is able to offer implementations with considerably improved reliability at no additional costs as well as implementations with reduced costs without decreasing their reliability.

[1]  Petru Eles,et al.  Synthesis of Fault-Tolerant Schedules with Transparency/Performance Trade-offs for Distributed Embedded Systems , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[2]  Martin Lukasiewycz,et al.  Interactive presentation: Reliability-aware system synthesis , 2007 .

[3]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[4]  Martin Lukasiewycz,et al.  Reliability-Aware System Synthesis , 2007 .

[5]  Mary Jane Irwin,et al.  Reliability-aware co-synthesis for embedded systems , 2004 .

[6]  Arshad Jhumka,et al.  A dependability-driven system-level design approach for embedded systems , 2005, Design, Automation and Test in Europe.

[7]  Peter Marwedel,et al.  An Algorithm for Hardware/Software Partitioning Using Mixed Integer Linear Programming , 1997, Des. Autom. Embed. Syst..

[8]  Mahmut T. Kandemir,et al.  Reliability-centric high-level synthesis , 2005, Design, Automation and Test in Europe.

[9]  Mahmut T. Kandemir,et al.  Reliability-Aware Co-Synthesis for Embedded Systems , 2004, ASAP.

[10]  Petru Eles,et al.  Synthesis of fault-tolerant embedded systems with checkpointing and replication , 2006, Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06).

[11]  Alessandro Birolini.  Reliability Engineering: Theory and Practice , 1999 .

[12]  Sandeep Neema,et al.  System-level synthesis of adaptive computing systems , 2001 .

[13]  Antoine Rauzy,et al.  New algorithms for fault trees analysis , 1993 .

[14]  Marco Laumanns,et al.  Performance assessment of multiobjective optimizers: an analysis and review , 2003, IEEE Trans. Evol. Comput..

[15]  K. Sakallah,et al.  Generic ILP versus specialized 0-1 ILP: an update , 2002, ICCAD 2002.

[16]  Karem A. Sakallah,et al.  Pueblo: a modern pseudo-Boolean SAT solver , 2005, Design, Automation and Test in Europe.

[17]  Martin Lukasiewycz,et al.  SAT-decoding in evolutionary algorithms for discrete constrained optimization problems , 2007, 2007 IEEE Congress on Evolutionary Computation.

[18]  Ying Zhang,et al.  Energy-aware deterministic fault tolerance in distributed real-time embedded systems , 2004, Proceedings. 41st Design Automation Conference, 2004..