A SoC Integrating ADC and 2DDWT for Video/Image Processing

[1]  Seong-Mo Park,et al.  VLSI Implementation of Lifting Wavelet Transform of JPEG2000 with Efficient RPA(Recursive Pyramid Algorithm) Realization , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[2]  Chengyi Xiong,et al.  Efficient Architectures for Two-Dimensional Discrete Wavelet Transform Using Lifting Scheme , 2007, IEEE Transactions on Image Processing.

[3]  Klaus Hofmann,et al.  A 10 bit, 1.5b/stage pipeline ADC using a fully differential current conveyor with foreground calibration , 2011, ISSCS 2011 - International Symposium on Signals, Circuits and Systems.

[4]  P. K. Dakhole,et al.  Comparative Analysis of 6 Bit Thermometer-to-Binary Decoders for Flash Analog-to-Digital Converter , 2012, 2012 International Conference on Communication Systems and Network Technologies.

[5]  Shu-Chung Yi,et al.  Implementation of an Efficient DWT Using a FPGA on a Real-time Platform , 2007, Second International Conference on Innovative Computing, Informatio and Control (ICICIC 2007).

[6]  Jiann-Jong Chen,et al.  A new pipelined analog-to-digital converter using current conveyors , 2007 .

[7]  Chaitali Chakrabarti,et al.  A VLSI architecture for lifting-based forward and inverse wavelet transform , 2002, IEEE Trans. Signal Process..

[8]  K. Ola Andersson,et al.  A study of digital decoders in flash analog-to-digital converters , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  Antonio Ortega,et al.  Lifting factorization-based discrete wavelet transform architecture design , 2001, IEEE Trans. Circuits Syst. Video Technol..

[10]  I. Daubechies,et al.  Factoring wavelet transforms into lifting steps , 1998 .

[11]  Pei Yin Chen,et al.  VLSI Implementation of Lifiting Discrete Wavelet Transform Using the 5/3 Filter , 2002 .

[12]  Bing-Fei Wu,et al.  A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[13]  Stéphane Mallat,et al.  A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[14]  Wei Zhang,et al.  An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Jinwen Tian,et al.  Efficient high-speed/low-power line-based architecture for two-dimensional discrete wavelet transform using lifting scheme , 2006, IEEE Trans. Circuits Syst. Video Technol..

[16]  Amit Kumar Singh,et al.  Analysis of Delta Sigma Modulator , 2011, 2011 International Conference on Computational Intelligence and Communication Networks.

[17]  Wim Sweldens,et al.  Lifting scheme: a new philosophy in biorthogonal wavelet constructions , 1995, Optics + Photonics.

[18]  Pascal Lo Ré,et al.  A delta-sigma modulator for a 1-bit digital switching amplifier , 2005, IEEE Journal of Solid-State Circuits.

[19]  E. Swanson,et al.  A monolithic 20 b delta-sigma A/D converter , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[20]  Yeong-Kang Lai,et al.  A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform , 2009, IEEE Transactions on Consumer Electronics.

[21]  Bruce F. Cockburn,et al.  Efficient architectures for 1-D and 2-D lifting-based wavelet transforms , 2004, IEEE Transactions on Signal Processing.

[22]  Lin Wu,et al.  Efficient Multi-Input/Multi-Output VLSI Architecture for Two-Dimensional Lifting-Based Discrete Wavelet Transform , 2011, IEEE Transactions on Computers.

[23]  Liang-Gee Chen,et al.  Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method , 2005, IEEE Transactions on Circuits and Systems for Video Technology.