FinFET technology development guidelines for higher performance, lower power, and stronger resilience to parameter variations

The impact of the fin thickness and the gate oxide thickness on the electrical characteristics of FinFETs is studied in this paper. FinFET technology development guidelines for enhancing the on-current, suppressing the leakage currents, and weakening the sensitivity to parameter variations are provided. A sub-threshold slope lower than 100mV is achieved with a fin thinner than half of the gate length in a 32nm FinFET technology. The maximum on-current to leakage current ratio is achieved when the fin thickness and the oxide thickness are 8nm and 1.6nm, respectively, in a 32nm FinFET technology. A fin thickness between one fourth and one half of the gate length is preferred for enhanced tolerance to parameter fluctuations.

[1]  R.V. Joshi,et al.  Leakage power analysis of 25-nm double-gate CMOS devices and circuits , 2005, IEEE Transactions on Electron Devices.

[2]  D. Frank,et al.  25 nm CMOS design considerations , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[3]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[4]  M. Ieong,et al.  Investigation of FinFET Devices for 32nm Technologies and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[5]  V. Kursun,et al.  Low-Power and Compact Sequential Circuits With Independent-Gate FinFETs , 2008, IEEE Transactions on Electron Devices.

[6]  Zhiyu Liu,et al.  Leakage Biased pMOS Sleep Switch Dynamic Circuits , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.