Timing Recovery for Backplane Ethernet
暂无分享,去创建一个
[1] Floyd M. Gardner,et al. Interpolation in digital modems. I. Fundamentals , 1993, IEEE Trans. Commun..
[2] Boaz Porat,et al. A course in digital signal processing , 1996 .
[3] R. Gooch,et al. Joint equalization and timing recovery in a fractionally-spaced equalizer , 1992, [1992] Conference Record of the Twenty-Sixth Asilomar Conference on Signals, Systems & Computers.
[4] C. Zimmermann,et al. A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator , 2005, IEEE Journal of Solid-State Circuits.
[5] Abdulkerim L. Coban,et al. A 2.5-3.125 Gb/s quad transceiver with second order analog DLL based CDRs , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).
[6] H. Tamura,et al. A CMOS multi-channel 10Gb/s transceiver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[7] K. Mueller,et al. Timing Recovery in Digital Synchronous Data Receivers , 1976, IEEE Trans. Commun..
[8] P. Erdös,et al. Interpolation , 1953, An Introduction to Scientific, Symbolic, and Graphical Computation.
[9] Yoshiyasu Doi,et al. A CMOS multi-channel 10-Gb/s Transceiver , 2003 .
[10] Jan W. M. Bergmans,et al. Dual-DFE read/write channel IC for hard-disk drives , 1998 .
[11] Gene H. Golub,et al. Netlib and NA-Net: Building a Scientific Computing Community , 2008, IEEE Annals of the History of Computing.
[12] Jan W. M. Bergmans,et al. Digital baseband transmission and recording , 1996 .
[13] Lars Erup,et al. Interpolation in digital modems. II. Implementation and performance , 1993, IEEE Trans. Commun..
[14] John M. Cioffi,et al. A MMSE interpolated timing recovery scheme for the magnetic recording channel , 1997, Proceedings of ICC'97 - International Conference on Communications.