Functional Tests for Hardware Derived from VHDL Description
暂无分享,去创建一个
[1] John P. Hayes,et al. High-level test generation for VLSI , 1989, Computer.
[2] James R. Armstrong,et al. Behavioral fault simulation in VHDL , 1991, DAC '90.
[3] James R. Armstrong,et al. A Heuristic Chip-Level Test Generation Algorithm , 1986, DAC 1986.
[4] Edward J. McCluskey,et al. IC qualityd and test transparency , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[5] Harry M. Sneed. Software-Testen, Stand der Technik , 1988, Inform. Spektrum.
[6] Prabhakar Goel,et al. An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.
[7] Hideo Fujiwara,et al. On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.
[8] Stephen Y. H. Su,et al. The S-Algorithm: A Promising Solution for Systematic Functional Test Generation , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Jacob A. Abraham,et al. Test Generation for Microprocessors , 1980, IEEE Transactions on Computers.
[10] William A. Johnson. Behavioral-Level Test Development , 1979, 16th Design Automation Conference.
[11] Stephen Y. H. Su,et al. Functional Testing Techniques for Digital LSI/VLSI Systems , 1984, 21st Design Automation Conference Proceedings.