An Enhanced Low Noise Amplifier Circuit at 6 GHz Center Frequency and NF Improvement in 180 nm CMOS Process

This paper presents the design and simulation of a modified CMOS low noise amplifier (LNA) circuit in 180 nm CMOS standard technology. We modified a cascade LNA using π model of capacitor circuit. Impedance matching network at the input of proposed circuit provides low noise figure (NF) and suitable gain at the operating frequency of 6 GHz. Obtained simulation results after extracting post layout (with total chip size 2500*1600 μm2) provide higher gain (S21) of 19.75 dB and noise figure of 1.14 dB. The reverse isolation (S12) of the LNA is also achieved to − 30.8 dB. A comparison table confirms that the proposed LNA circuit has better performance than the other recent works.

[1]  Ahmad Hakimi,et al.  An ultra-wideband common gate LNA with gm-boosted and noise cancelling techniques , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[2]  Shen-Iuan Liu,et al.  A Broadband Noise-Canceling CMOS LNA for 3.1–10.6-GHz UWB Receivers , 2007, IEEE Journal of Solid-State Circuits.

[3]  Rachid Hamani,et al.  LNA circuit design counting the interconnect line parasitics , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[4]  San-Fu Wang,et al.  A multi-band low noise amplifier with wide-band interference rejection improvement , 2016 .

[5]  Azham Hussain,et al.  Design and analysis of CMOS RF receiver front-end of LNA for wireless applications , 2020, Microprocess. Microsystems.

[6]  Saeed Saeedi,et al.  Design method for a reconfigurable CMOS LNA with input tuning and active balun , 2015 .

[7]  P. R. Mukund,et al.  A tuned wideband LNA in 0.25 /spl mu/m IBM process for RF communication applications , 2004, 17th International Conference on VLSI Design. Proceedings..

[8]  H. Faraji Baghtash,et al.  A wideband low power merged balance-balun-LNA and I/Q-mixer , 2021, Microelectron. J..

[9]  Leonid Belostotski,et al.  Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  J.C. Leete,et al.  A 2.4 GHz CMOS transceiver for Bluetooth , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[11]  Syed Manzoor Qasim,et al.  Toward Realization of 2.4 GHz Balunless Narrowband Receiver Front-End for Short Range Wireless Applications , 2015, Sensors.

[12]  G. Roientan Lahiji,et al.  A low-power and high-gain fully integrated CMOS LNA , 2007, Microelectron. J..

[13]  Roy P. Paily,et al.  Analysis and design of moderate inversion based low power low-noise amplifier , 2016, IET Comput. Digit. Tech..

[14]  Aminghasem Safarian,et al.  A common gate LNA with negative resistance for noise reduction , 2018, Microelectron. J..

[15]  Ro-Min Weng,et al.  A 0.6V CMOS low noise amplifier for 2.4GHz application , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..

[16]  Mostafa Yargholi,et al.  A CMOS low noise amplifier with employing noise cancellation and modified derivative superposition technique , 2016, Microelectron. J..

[17]  Behzad Razavi,et al.  RF Microelectronics , 1997 .