A Design Guide to Type-3 PLLs for FMCW Radars

A design guide to type-3 PLLs for FMCW radars is provided. To do that, the cross-over frequencies of the open-loop transfer functions were normalized to 1 Hz and closed-loop properties were compared through simulations using Pspice. As a result, several guides to design type-3 PLLs were provided: 1) secure 45 degrees of phase margin, 2) locate two zeroes at an identical frequency, and 3) poles may be added to raise order of the PLL at higher frequencies than the cross-over frequency of the open-loop transfer function about ten times.

[1]  M. Steyaert,et al.  A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800 , 2002, IEEE J. Solid State Circuits.

[2]  Michiel Steyaert,et al.  Fully Integrated CMOS Frequency Synthesizers for Wireless Communications , 2000 .

[3]  Paul V. Brennan,et al.  Fourth-order PLL loop filter design technique with invariant natural frequency and phase margin , 2005 .

[4]  Alfonso Carlosena,et al.  High-order PLL design with constant Phase Margin , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[5]  Stephen Williams,et al.  An improved wideband PLL with adaptive frequency response that tracks the reference , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[6]  Heinrich Meyr,et al.  Synchronization in digital communications , 1990 .

[7]  M. Ash,et al.  Determination of Sweep Linearity Requirements in FMCW Radar Systems Based on Simple Voltage-Controlled Oscillator Sources , 2011, IEEE Transactions on Aerospace and Electronic Systems.

[8]  Habib Adrang,et al.  A type III fast locking time PLL with transconductor-C structure , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[9]  James A. Crawford.  Advanced Phase-Lock Techniques , 2007 .

[10]  Paul H. Lewis,et al.  A Comparison of Second, Third, and Fourth Order Phase-Locked Loops , 1967, IEEE Transactions on Aerospace and Electronic Systems.

[11]  Donald R. Stephens,et al.  Phase-Locked Loops for Wireless Communications , 2012 .

[12]  Peter Gulden,et al.  Phase-Error Measurement and Compensation in PLL Frequency Synthesizers for FMCW Sensors—II: Theory , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.