Parametric yield formulation of MOS IC's affected by mismatch effect

A rigorous formulation of the parametric yield for very large scale integration (VLSI) designs including the mismatch effect is proposed. The theory has been carried out starting from a general statistical model relating random variations of device parameters to the stochastic behavior of process parameters. The model predicts a dependence of correlation, between devices fabricated in the same die, on their dimensions and mutual distances so that mismatch between equally designed devices can be considered as a particular case of such a model. As an application example, a new model for the autocorrelation function is proposed from which the covariance matrix of the parameters is derived. By assuming a linear approximation, a suitable formulation of the parametric yield for VLSI circuit design is obtained in terms of the covariance matrix of parameters.

[1]  J. P. Spoto,et al.  Statistical Integrated Circuit Design and Characterization , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Simone Orcioni,et al.  Parametric yield optimisation of MOS VLSI circuits based on simulated annealing and its parallel implementation , 1994 .

[3]  Mohammed Ismail,et al.  Statistical modeling of device mismatch for analog MOS integrated circuits , 1992 .

[4]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[5]  Toru Toyabe,et al.  A statistical model including parameter matching for analog integrated circuits simulation , 1985 .

[6]  M. A. Styblinski,et al.  Algorithms and Software Tools for IC Yield Optimization Based on Fundamental Fabrication Parameters , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Kurt Antreich,et al.  Circuit analysis and optimization driven by worst-case distances , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Ping Yang,et al.  Parametric yield optimization for MOS circuit blocks , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Albert V. Ferris-Prabhu,et al.  Introduction To Semiconductor Device Yield Modeling , 1992 .

[10]  Peter Feldmann,et al.  Statistical integrated circuit design , 1993 .

[11]  P. Gubian,et al.  Applying a submicron mismatch model to practical IC design , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[12]  Ping Yang,et al.  An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  E. Parzen.  1. Random Variables and Stochastic Processes , 1999 .

[14]  Tzuen-Hsi Huang,et al.  Dependence of current match on back-gate bias in weakly inverted MOS transistors and its modeling , 1996 .

[15]  S.S. Mahant-Shetti,et al.  Statistical Modeling for Efficient Parametric Yield Estimation of MOS VLSI Circuits , 1985, IEEE Journal of Solid-State Circuits.

[16]  Mohammed Ismail,et al.  Statistical Modeling for Computer-Aided Design of Mos VLSI Circuits , 1993 .

[17]  C. Turchetti,et al.  Parametric Yield Optimization Of MOS Vlsi Circuits Based On Simulated Annealing , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[18]  M. Lightner.  Multiple criterion optimization with yield maximization , 1981 .

[19]  Carlo Guardiani,et al.  Yield optimization of analog ICs using 2-step analytic modeling methods , 1992, ESSCIRC '92: Eighteenth European Solid-State Circuits conference.

[20]  Sung-Mo Kang,et al.  Statistical Performance Modeling and Parametric Yield Estimation of MOS VLSI , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[22]  Bruno O. Shubert,et al.  Random variables and stochastic processes , 1979 .

[23]  John G. Proakis,et al.  Probability, random variables and stochastic processes , 1985, IEEE Trans. Acoust. Speech Signal Process..

[24]  Dennis L. Young,et al.  Application of statistical design and response surface methods to computer-aided VLSI device design , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..