Algebra-logical repair method for FPGA logic blocks

An algebra-logical repair method for FPGA functional logic blocks on the basis of solving the coverage problem is proposed. It is focused on implementation into Infrastructure IP for system-on-a chip and system-in-package. A method is designed for providing the operability of FPGA blocks and digital system as a whole. It enables to obtain exact and optimal solution associated with the minimum number of spares needed to repair the FPGA logic components with multiple faults.

[1]  Heinrich Theodor Vierhaus,et al.  Embedded Self Repair by Transistor and Gate Level Reconfiguration , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[2]  Marco Ottavi,et al.  System-on-chip oriented fault-tolerant sequential systems implementation methodology , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[3]  Carthik A. Sharma,et al.  Expediting GA-Based Evolution Using Group Testing Techniques for Reconfigurable Hardware , 2006, 2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006).

[4]  Heinrich Theodor Vierhaus,et al.  Built-in self repair by reconfiguration of FPGAs , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[5]  Paolo Bernardi,et al.  System-in-package testing: problems and solutions , 2006, IEEE Design & Test of Computers.

[6]  Anna Fontanelli.  System-in-Package Technology: Opportunities and Challenges , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[7]  Peter Rickert,et al.  Cell phone integration: SiP, SoC, and PoP , 2006, IEEE Design & Test of Computers.

[8]  Kwang-Ting Cheng.  The Need for a SiP Design and Test Infrastructure , 2006, IEEE Des. Test Comput..

[9]  Fabrizio Lombardi,et al.  Reliability Evaluation of Repairable/Reconfigurable FPGAs , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[10]  Moshe Sipper,et al.  Toward self-repairing and self-replicating hardware: the Embryonics approach , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[11]  Heinrich Theodor Vierhaus,et al.  Basic Architecture for Logic Self Repair , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[12]  Sying-Jyan Wang,et al.  Test and diagnosis of faulty logic blocks in FPGAs , 1999 .

[13]  Vladimir Hahanov,et al.  Diagnosis and repair method of SoC memory , 2008 .

[14]  Kenneth H. Rosen,et al.  Discrete Mathematics and its applications , 2000 .

[15]  Richard Hall,et al.  A FPGA Simulation Using Asexual Genetic Algorithms for Integrated Self-Repair , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[16]  Sying-Jyan Wang,et al.  Test and diagnosis of faulty logic blocks in FPGAs , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[17]  Edward J. McCluskey,et al.  Reconfigurable architecture for autonomous self-repair , 2004, IEEE Design & Test of Computers.

[18]  Steven F. Oakland,et al.  An on-chip self-repair calculation and fusing methodology , 2003, IEEE Design & Test of Computers.

[19]  A. Fontanelli.  System-in-Package Technology: Opportunities and Challenges , 2008, ISQED 2008.

[20]  Alfredo Benso,et al.  Intelligent agents and BIST/BISR - working together in distributed systems , 2002, Proceedings. International Test Conference.

[21]  Ka Lok Man,et al.  Algebra-logical diagnosis model for SoC F-IP , 2008 .