Electrical and Mechanical Performance of Quilt Packaging with Solder Paste by Pin Transfer

Electrical and mechanical performance of Quilt Packaging (QP), a 2D system-in-package chip-to-chip interconnection, is presented. QP employs contacts at the edges of integrated circuit dies along their vertical surfaces. Based on 3D HFSS simulations, the self-inductance of QP can be less than 0.01 nH, and the self-capacitance can be less than 0.034 pF due to the shortness of the interconnection path. QP interconnection using solder paste with pin transfer is presented, and mechanical reliability is evaluated. A new pull test system specifically designed for QP is presented. The pull force that causes failure in a set of edge interconnects totaling 3 mm width of nodules is about 658 gram-force for Sn63Pb37 and 953 gram-force for SAC305.

[1]  Richard Ulrich,et al.  Advanced electronic packaging , 2006 .

[2]  Steven Trimberger,et al.  Die Stacking Technology for Terabit Chip-to-Chip Communications , 2006, IEEE Custom Integrated Circuits Conference 2006.

[3]  R. Guerrieri,et al.  3-D Capacitive Interconnections With Mono- and Bi-Directional Capabilities , 2008, IEEE Journal of Solid-State Circuits.

[4]  Bo Li,et al.  ROBUST DIRECT-WRITE DISPENSING TOOL AND SOLUTIONS FOR MICRO/MESO-SCALE MANUFACTURING AND PACKAGING , 2007 .

[5]  Bernard Flechet,et al.  RF characterization and modelling of high density Through Silicon Vias for 3D chip stacking , 2010 .

[6]  M. Ishikawa,et al.  Application of Gold-Tin Solder Paste for Fine Parts and Devices , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[7]  H. Rothuizen,et al.  Interlayer cooling potential in vertically integrated packages , 2008 .

[8]  T. Sakurai,et al.  Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect , 2005, IEEE Journal of Solid-State Circuits.

[9]  Kerry Bernstein,et al.  Thermomechanical modeling of 3D electronic packages , 2008, IBM J. Res. Dev..

[10]  K. Toyozawa,et al.  Development of copper wire bonding application technology , 1990 .

[11]  S. Khoury,et al.  A comparison of copper and gold wire bonding on integrated circuit devices , 1990 .

[12]  P. Chiniwalla,et al.  Terabus: a chip-to-chip parallel optical interconnect , 2005, 2005 IEEE LEOS Annual Meeting Conference Proceedings.

[13]  Qing Liu,et al.  Quilt Packaging: High-Density, High-Speed Interchip Communications , 2007, IEEE Transactions on Advanced Packaging.

[14]  J. Meindl,et al.  A 3D-IC Technology with Integrated Microchannel Cooling , 2008, 2008 International Interconnect Technology Conference.

[15]  L. Leung,et al.  Microwave characterization and modeling of high aspect ratio through-wafer interconnect vias in silicon substrates , 2005, IEEE Transactions on Microwave Theory and Techniques.