Circuit-level dictionaries of CMOS bridging faults
暂无分享,去创建一个
[1] Irith Pomeranz,et al. On the generation of small dictionaries for fault location , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[2] Robert C. Aitken. A comparison of defect models for fault location with Iddq measurements , 1993, Proceedings of IEEE International Test Conference - (ITC).
[3] Janak H. Patel,et al. HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..
[4] Irith Pomeranz,et al. Fault dictionary compression and equivalence class computation for sequential circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[5] Elizabeth M. Rudnick,et al. Diagnostic Fault Simulation of Sequential Circuits , 1992, Proceedings International Test Conference 1992.
[6] Ibrahim N. Hajj,et al. A switch-level matrix approach to transistor-level fault simulation , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[7] Wojciech Maly,et al. Computer-aided failure analysis of VLSI circuits using I/sub DDQ/ testing , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[8] Irith Pomeranz,et al. On the generation of small dictionaries for fault location , 1992, ICCAD.
[9] Sreejit Chakravarty,et al. Algorithms for current monitor based diagnosis of bridging and leakage faults , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[10] S.D. Millman,et al. Diagnosing CMOS bridging faults with stuck-at fault dictionaries , 1990, Proceedings. International Test Conference 1990.
[11] Robert C. Aitken,et al. Fault Location with Current Monitoring , 1991, 1991, Proceedings. International Test Conference.
[12] Sreejit Chakravarty,et al. An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits , 1993, 30th ACM/IEEE Design Automation Conference.
[13] Vinod K. Agarwal,et al. A diagnosis method using pseudo-random vectors without intermediate signatures , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[14] Robert C. Aitken,et al. A Comparison of Defect Models for Fault Location with Iddq Measurements , 1992, Proceedings International Test Conference 1992.
[15] Jacob A. Abraham,et al. FAULT CHARACTERIZATION OF VLSI MOS CIRCUITS. , 1982 .
[16] Sreejit Chakravarty,et al. Algorithms for IDDQ measurement based diagnosis of bridging faults , 1992, J. Electron. Test..
[17] Weitong Chuang,et al. Fast mixed-mode simulation for accurate MOS bridging fault detection , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[18] John Paul Shen,et al. Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[19] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[20] John A. Newkirk,et al. Test Generation for MOS Circuits , 1984, ITC.
[21] Paolo Prinetto,et al. Diagnosis oriented test pattern generation , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..