An adaptive algorithm for reconfigurable analog-to-digital converters

Wireless portable device is desired to efficiently manage its power consumption in order to prolong its battery life. By dynamic monitoring, power utilization can be adjusted according to different signal behaviors and operation modes. This paper proposes a new adaptive algorithm for reconfigurable analog-to-digital converters (ReADC). Reconfiguration of analog-to-digital converter (ADC) is achieved by exploiting switching activity of its digital outputs and adjusts its resolution via an adaptive digital controller unit. The converter increases its resolution when the digital output changes is high and reduces its resolution when signal variation is low. MATLAB simulation results show that the algorithm is real-time adaptive and suitable for typical converter types implementation. Depending on different signal scenarios, average resolution of ReADC is lower than a fixed operation ADC. As approximation, power model for ReADC is presented to estimate ReADC power consumption especially for pipeline implementation. When implemented as adaptive control unit (ACU) for reconfigurable pipeline ADC, only 40 percent of power is used when operates with minimum 4-bit compared to conventional 10-bit ADC. Over entire signal duration, this power saving approach is capable of saving power up to 50 percent of total ADC power usage.

[1]  Franco Maloberti,et al.  A low power logarithmic A/D converter , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[2]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[3]  Van Tam Nguyen,et al.  A 1 V 65 nm CMOS reconfigurable time interleaved high pass ΣΔ ADC , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[4]  G. Gielen,et al.  Reconfigurable front-end architectures and A/D converters for flexible wireless transceivers for 4G radios , 2005, 2005 IEEE 7th CAS Symposium on Emerging Technologies: Circuits and Systems for 4G Mobile Wireless Communications.

[5]  Kyusun Choi,et al.  A high-speed power and resolution adaptive flash analog-to-digital converter , 2004, IEEE International SOC Conference, 2004. Proceedings..

[6]  P. Zwierzykowski,et al.  Uplink Blocking Probability Calculation for Cellular Systems with WCDMA Radio Interface, Finite Source Population and Differently Loaded Neighbouring Cells , 2005, 2005 Asia-Pacific Conference on Communications.

[7]  A. Silva,et al.  Design of a multimode reconfigurable sigma-delta converter for 4G wireless receivers , 2007, 2007 18th European Conference on Circuit Theory and Design.

[8]  Kush Gulati,et al.  A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[9]  Aladin Zayegh,et al.  Reconfigurable architecture for UTRA-TDD system , 2002 .

[10]  Aladin Zayegh,et al.  Control unit implementation for a reconfigurable ADC , 2004, SPIE Micro + Nano Materials, Devices, and Applications.

[11]  Jugdutt Singh,et al.  Implementation of a reconfigurable architecture , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[12]  R. Castello,et al.  A 6-10 bits Reconfigurable 20MS/s Digitally Enhanced Pipelined ADC for Multi-Standard Wireless Terminals , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[13]  Jugdutt Singh,et al.  Scalable pipeline analog-to-digital converter for UTRA-TDD mobile station receiver , 2002, ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575).

[14]  Romano Fantacci,et al.  Multiple access protocol for integration of variable bit rate multimedia traffic in UMTS/IMT-2000 based on wideband CDMA , 2000, IEEE Journal on Selected Areas in Communications.

[15]  Georges G. E. Gielen,et al.  A Design Approach for Power-Optimized Fully Reconfigurable $\Delta \Sigma$ A/D Converter for 4G Radios , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Jugdutt Singh,et al.  CMOS ADC with reconfigurable properties for a cellular handset , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[17]  Michael Faulkner,et al.  A real-time reconfigurable pipelined architecture with advanced power management for UTRA-FDD , 2003, 14th IEEE Proceedings on Personal, Indoor and Mobile Radio Communications, 2003. PIMRC 2003..

[18]  Jiren Yuan,et al.  A novel reconfigurable pipelined A/D conversion technique for multistandard wideband receivers , 2004 .

[19]  Mohammed Ismail,et al.  Reconfigurable ADCs enable smart radios for 4G wireless connectivity , 2006 .

[20]  A. Rusu,et al.  Design of a reconfigurable ADC for UWB/Bluetooth radios , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[21]  Zhaohui Huang,et al.  An architectural power estimator for analog-to-digital converters , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..