Dynamic Stress Modeling on Wafer Thinning Process and Reliability Analysis for TSV Wafer

Through-silicon-via (TSV) technology permits devices to be placed in the third dimension. Currently, there is a strong motivation for the semiconductor industry to move to 3-D integration using the TSV approach due to its many advantages. However, there are some challenges for TSV wafer processes. One of the challenges is TSV wafer thinning process (WTP). In this paper, a dynamic finite element modeling methodology was established and used to study the TSV WTP-induced wafer stress. It was found that wafer surface roughness, TSV wafer thickness, bonding/debonding material, and TSV feature size have impact on TSV wafer stress under the TSV WTP. The impact of wafer thinning-induced stress on mobility change was also discussed in this paper.

[1]  F. Barlow,et al.  Numerical simulation of heat generation during the back grinding process of silicon wafers , 2012, 2012 IEEE Workshop on Microelectronics and Electron Devices.

[2]  Srinivasan Chandrasekar,et al.  Simulation of thermal stresses due to grinding , 2001 .

[3]  K. N. Tu,et al.  Reliability challenges in 3D IC packaging technology , 2011, Microelectron. Reliab..

[4]  Suk-kyu Ryu,et al.  Thermal stress induced delamination of through silicon vias in 3-D interconnects , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[5]  Suk-kyu Ryu,et al.  Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects , 2011, IEEE Transactions on Device and Materials Reliability.

[6]  Xiaowu Zhang,et al.  Study on Cu Protrusion of Through-Silicon Via , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[7]  J. Cluzel,et al.  Investigation on TSV impact on 65nm CMOS devices and circuits , 2010, 2010 International Electron Devices Meeting.

[8]  H. Y. Li,et al.  Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[9]  Krich Sawamiphakdi,et al.  Interaction of multiple inhomogeneous inclusions beneath a surface , 2012 .

[10]  F. Che,et al.  Characterization and management of wafer stress for various pattern densities in 3D integration technology , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[11]  S. Thompson,et al.  Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.

[12]  Yuan Xie,et al.  Design space exploration for 3D architectures , 2006, JETC.

[13]  Leon M Keer,et al.  Semi‐analytic solution for multiple interacting three‐dimensional inhomogeneous inclusions of arbitrary shape in an infinite space , 2011 .