A 2.4 GHz CMOS Doherty Power Amplifier

This paper presents the first implementation of a 2.4GHz Doherty power amplifier with an integrated adaptive bias circuit in standard 0.18-mum CMOS technology. The transmission lines and power divider are realized on a two-layer 32-mil-thick FR-4 board. The total CMOS die size is 0.9 times 0.6 mm2. Operated on a 3V supply, the saturation output power and PidB are 22.6dBm and 21.4dBm, respectively. The power-added-efficiency (PAE) corresponding to P1dB is 33%. At 6dB back-off from P1dB, the achieved PAE is 21%. The measured power gain is 10.6dB. The proposed integrated adaptive bias circuit can substantially improve the performance of the Doherty power amplifier

[1]  KwangDu Lee,et al.  High efficiency 5GHz CMOS power amplifier with adaptive bias control circuit , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[2]  S. C. Cripps,et al.  RF Power Amplifiers for Wireless Communications , 1999 .

[3]  Yi-Jan Emery Chen,et al.  Impact of bias schemes on Doherty power amplifiers , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Steve C. Cripps,et al.  Advanced Techniques in RF Power Amplifier Design , 2002 .

[5]  Bumjae Shin,et al.  A microwave Doherty amplifier employing envelope tracking technique for high efficiency and linearity , 2003 .

[6]  Bumman Kim,et al.  Differential CMOS linear power amplifier with 2nd harmonic termination at common source node , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[7]  J. Ryynanen,et al.  Integrated 2.4 GHz class-E CMOS power amplifier , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.