DMATM: Dual Modified Adaptive Technique Based Multiplier
暂无分享,去创建一个
[1] Dake Liu,et al. Embedded DSP Processor Design: Application Specific Instruction Set Processors , 2008 .
[2] Diana Marculescu,et al. Joint logic restructuring and pin reordering against NBTI-induced performance degradation , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[3] Peter J. Varman,et al. High performance reliable variable latency carry select addition , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[4] D. Radhakrishnan,et al. High performance 5 : 2 compressor architectures , 2006 .
[5] Taewhan Kim,et al. A fine-grained technique of NBTI-aware voltage scaling and body biasing for standard cell based designs , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[6] Mattan Erez,et al. NBTI-aware DVFS: A new approach to saving energy and increasing processor lifetime , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).
[7] Yong Zhang,et al. An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[8] Ali Jahanian,et al. Improved CMOS (4; 2) compressor designs for parallel multipliers , 2012, Comput. Electr. Eng..
[9] Keshab K. Parhi,et al. VLSI digital signal processing systems , 1999 .
[10] Diana Marculescu,et al. Aging-aware timing analysis and optimization considering path sensitization , 2011, 2011 Design, Automation & Test in Europe.
[11] Enrico Macii,et al. Design Techniques for NBTI-Tolerant Power-Gating Architectures , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.
[12] Paolo Ienne,et al. Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.