论文信息 - Transmission line with integrated symmetrical 1-kV HBM DC - 100 GHz ESD protection in advanced CMOS technologies

Transmission line with integrated symmetrical 1-kV HBM DC - 100 GHz ESD protection in advanced CMOS technologies

Advanced CMOS technologies provide an easier way to realize radio-frequency integrated circuits (RFICs). However, transistor gates are getting smaller and electrostatic discharges (ESD) issues become more significant. Unfortunately, ESD protections parasitic capacitance limits the operating bandwidth of the RFICs. ESD protection size dimensions are also an issue to protect RFICs. This paper presents for the first time an ESD solution (DC-100 GHz) able to be implemented in an I/O pad to protect RFICs in advanced CMOS technologies.

P. Benech | P. Galy | J. Jimenez | T. Lim | J. Fournier

[1] Chun-Yu Lin,et al. Overview on ESD Protection Designs of Low-Parasitic Capacitance for RF ICs in CMOS Technologies , 2011, IEEE Transactions on Device and Materials Reliability.

[2] Ming-Dou Ker,et al. Optimization of broadband RF performance and ESD robustness by π-model distributed ESD protection scheme , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[3] E. A. Amerasekera,et al. ESD in silicon integrated circuits , 1995 .

[4] S. Voldman. ESD : RF Technology and Circuits , 2006 .

[5] Ming-Dou Ker,et al. Optimization of broadband RF performance and ESD robustness by π-model distributed ESD protection scheme , 2006 .