A software controlled voltage tuning system using multi-purpose ring oscillators

This paper presents a novel software driven voltage tuning method that utilises multi-purpose Ring Oscillators (ROs) to provide process variation and environment sensitive energy reductions. The proposed technique enables voltage tuning based on the observed frequency of the ROs, taken as a representation of the device speed and used to estimate a safe minimum operating voltage at a given core frequency. A conservative linear relationship between RO frequency and silicon speed is used to approximate the critical path of the processor. Using a multi-purpose RO not specically implemented for critical path characterisation is a unique approach to voltage tuning. The parameters governing the relationship between RO and silicon speed are obtained through the testing of a sample of processors from dierent wafer regions. These parameters can then be used on all devices of that model. The tuning method and software control framework is demonstrated on a sample of XMOS XS1-U8A-64 embedded microprocessors, yielding a dynamic power saving of up to 25% with no performance reduction and no negative impact on the real-time constraints of the embedded software running on the processor.

[1]  NabinaAtukem,et al.  Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform , 2012 .

[2]  Seongsoo Lee,et al.  Run-time voltage hopping for low-power real-time systems , 2000, DAC.

[3]  Kevin J. Nowka,et al.  Power gating with multiple sleep modes , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[4]  R. Wallace,et al.  High-κ gate dielectrics: Current status and materials properties considerations , 2001 .

[5]  Trevor Mudge,et al.  A self-tuning DVS processor using delay-error detection and correction , 2005, VLSIC 2005.

[6]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[7]  Katja Gruenewald,et al.  Managing Temperature Effects In Nanoscale Adaptive Systems , 2016 .

[8]  Puneet Gupta,et al.  Variation-aware speed binning of multi-core processors , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[9]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[10]  K. Eder,et al.  0 Energy Modelling of Software for a Hardware Multi-threaded Embedded Microprocessor , 2014 .

[11]  S. Okwit,et al.  ON SOLID-STATE CIRCUITS. , 1963 .

[12]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[13]  H. Lee,et al.  IdlePower : Application-Aware Management of Processor Idle States Hrishikesh Amur , 2008 .

[14]  José Luis Núñez-Yáñez,et al.  Adaptive Voltage Scaling with In-Situ Detectors in Commercial FPGAs , 2015, IEEE Transactions on Computers.

[15]  Takayasu Sakurai,et al.  CMOS inverter delay and other formulas using alpha -power law MOS model , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[16]  Beomsup Kim,et al.  Analysis of timing jitter in CMOS ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[17]  D. Munson.  Circuits and systems , 1982, Proceedings of the IEEE.

[18]  José Luis Núñez-Yáñez,et al.  Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform , 2012, TRETS.

[19]  Sachin S. Sapatnekar,et al.  Capturing Post-Silicon Variations Using a Representative Critical Path , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Ieee Circuits,et al.  IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Bishnu Charan Sarkar,et al.  Ring oscillators: Characteristics and applications , 2010 .

[22]  Yoshihiro Hayashi,et al.  A 27% Active-Power-Reduced 40-nm CMOS Multimedia SoC With Adaptive Voltage Scaling Using Distributed Universal Delay Lines , 2012, IEEE Journal of Solid-State Circuits.

[23]  Sanjay Pant,et al.  A self-tuning DVS processor using delay-error detection and correction , 2005, IEEE Journal of Solid-State Circuits.

[24]  Volkan Kursun,et al.  Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.