Exploring Virtual-Channel architecture in FPGA based Networks-on-Chip

A novel Networks-on-Chip (NoC) router architecture specified for FPGA based implementation with configurable Virtual-Channel (VC) is presented. Each pipeline stage of the proposed architecture has been optimized so that low packet propagation latency and reduced hardware overhead can be achieved. The proposed architecture enables high performance and cost effective VC NoC based on-chip system interconnects to be deployed on FPGA.

[1]  K. Orthner.  Applying the Benefits of Network on a Chip Architecture to FPGA System Design Intel ® FPGA , 2010 .

[2]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[4]  William J. Dally,et al.  Allocator implementations for network-on-chip routers , 2009, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis.

[5]  Ranga Vemuri,et al.  Multi2 Router: A Novel Multi Local Port Router Architecture with Broadcast Facility for FPGA-Based Networks-on-Chip , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[6]  Arun Janarthanan,et al.  MoCReS: an Area-Efficient Multi-Clock On-Chip Network for Reconfigurable Systems , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[7]  Dirk Grunwald,et al.  Exploring FPGA network on chip implementations across various application and network loads , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[8]  Sakir Sezer,et al.  Generic Low-Latency NoC Router Architecture for FPGA Computing Systems , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[9]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[10]  Duoli Zhang,et al.  Design and performance evaluation of virtual-channel based NoC , 2009, 2009 3rd International Conference on Anti-counterfeiting, Security, and Identification in Communication.

[11]  Ranga Vemuri,et al.  LiPaR: A light-weight parallel router for FPGA-based networks-on-chip , 2005, ACM Great Lakes Symposium on VLSI.

[12]  Niraj K. Jha,et al.  A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS , 2007, ICCD.

[13]  Niraj K. Jha,et al.  Token flow control , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[14]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  William J. Dally,et al.  A delay model and speculative architecture for pipelined routers , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.