Physical layout design optimization of integrated spiral inductors for silicon-based RFIC applications

A new test structure layout technique and design methodology are used to investigate quantitatively how geometrical layout parameters such as core diameter, conductor spacing, and width would affect the performance of spiral inductors. For the 0.18-/spl mu/m RFCMOS technology, experimental results in this paper reveal that inductors' core diameters must be adequately large, more than 100 /spl mu/m, to ensure high quality factor characteristics and their conductor spacing should be minimal to obtain larger per unit area inductance value. A novel design methodology which optimizes the conductor width of inductors allows alignment of their peak quality factor to the circuit's operating frequency, enhancing the gain, input/output matching characteristics and noise figure of a giga-hertz amplifier.

[1]  A. Gruhle.  Prospects for 200 GHz on silicon with SiGe heterojunction bipolar transistors , 2001, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212).

[2]  C.B. Sia,et al.  A novel RFCMOS process monitoring test structure , 2004, Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516).

[3]  K. Yeo,et al.  Metallization proximity studies for copper spiral inductors on silicon , 2002, Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002..

[4]  Wang Tao,et al.  A novel technique fast optimizing the layout parameters of planar spiral inductor , 2003, ASICON 2003.

[5]  Vincent Fusco,et al.  Optimized design of spiral inductors for Si RF IC's , 2000, 2000 High Frequency Postgraduate Student Colloquium (Cat. No.00TH8539).

[6]  J. Post.  Optimizing the design of spiral inductors on silicon , 2000 .

[7]  Sachin S. Sapatnekar,et al.  Optimization of integrated spiral inductors using sequential quadratic programming , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[8]  Michiel Steyaert,et al.  A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors , 1997, IEEE J. Solid State Circuits.

[9]  Y. Watanabe,et al.  A 140 GHz ft and 60 GHz fmax DTMOS integrated with high-performance SOI logic technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).