High-performance NMOS operational amplifier

A high performance operational amplifier 300 mil/SUP 2/ in area has been designed and fabricated in a standard n-channel silicon-gate enhancement/depletion MOS process. Specifications achieved include open-loop gain, 1000; power consumption, 10 mW; common-mode range within 1.5 V of either supply rail; unity-gain bandwidth, 3.0 MHz with 80/spl deg/ phase margin; RMS input noise (2.5 Hz-46 kHz), 25 /spl mu/V; C-message weighted noise -5 dBrnC; and 0.1-percent settling time, 2.5 /spl mu/s.

[1]  P.R. Gray,et al.  An integrated NMOS operational amplifier with internal compensation , 1976, IEEE Journal of Solid-State Circuits.

[2]  I.A. Young,et al.  MOS switched-capacitor analog sampled-data direct-form recursive filters , 1979, IEEE Journal of Solid-State Circuits.

[3]  P. Gray,et al.  Fully-integrated high-order NMOS sampled-data ladder filters , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  W. Black,et al.  An algorithmic analog-to-digital converter , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  J. Huggins,et al.  A single-chip NMOS PCM CODEC for voice , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  R.W. Brodersen,et al.  MOS sampled data recursive filters using switched capacitor integrators , 1977, IEEE Journal of Solid-State Circuits.

[7]  M. Tompsett,et al.  Sensing technique for self-contained charge-coupled split-electrode filters , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.