论文信息 - Synthesizing multi-phase HDL programs

Synthesizing multi-phase HDL programs

We present a novel approach to synthesizing hardware implementation from hardware description language (HDL) programs that could not be automatically synthesized before. We deal with multi phase/multi stage designs, and demonstrate that this problem can be mapped into a class of timed automata which is called "multi phase" finite state machines (FSM). We propose three procedures to decompose a multi phase FSM into a network of interacting single phase FSMs. The first two procedures are based on the region graph expansion of a timed automata (R. Alur and D. Dill, 1990). The first procedure extracts single phase FSMs iteratively from a region graph. The second procedure formulates the decomposition problem as an integer linear programming. These two region graph based procedures may suffer from explosion in the number of regions. The third procedure, without building intermediate transition structures, constructs single phase FSMs directly from the transition structure of a multi phase FSM. It is more efficient but redundancy might exist in the constructed FSMs. Not only can these procedures be used for the synthesis from a multi phase design, they can also be used to speed up FSM based simulation.

Szu-Tsung Cheng | Robert K. Brayton | R. Brayton | Szu-Tsung Cheng

[1] Szu-Tsung Cheng,et al. HSIS: A BDD-Based Environment for Formal Verification , 1994, 31st Design Automation Conference.

[2] Rajeev Alur,et al. Minimization of Timed Transition Systems , 1992, CONCUR.

[3] R. Brayton,et al. Compiling Verilog into timed finite state machines , 1995, Proceedings. 1995 IEEE International Verilog HDL Conference.

[4] Nicolas Halbwachs,et al. An implementation of three algorithms for timing verification based on automata emptiness , 1992, [1992] Proceedings Real-Time Systems Symposium.

[5] Robert K. Brayton,et al. Criteria for the Simple Path Property in Timed Automata , 1994, CAV.

[6] Szu-Tsung Cheng,et al. Compiling Verilog into Automata , 1994 .

[7] Alberto L. Sangiovanni-Vincentelli,et al. A Verification Strategy for Timing-Constrained Systems , 1992, CAV.

[8] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .

[9] Robert K. Brayton,et al. Alternating RQ Timed Automata , 1993, CAV.

[10] Donald E. Thomas,et al. The Verilog® Hardware Description Language , 1990 .

[11] A. Richard Newton,et al. MUSE: a multilevel symbolic encoding algorithm for state assignment , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12] Tiziano Villa,et al. NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.