On Exploiting Energy-Aware Scheduling Algorithms for MDE-Based Design Space Exploration of MP2SoC

Massively Parallel Multi-Processors System-on-Chip (MP2SoC) architectures have been widely deployed to run challenging high-performance computations. However, the ever greater demand for energy efficiency fosters energy budgeting in MP2SoC systems. Nowadays, having the appropriate Electronic Design Automation (EDA) tools for power estimation is mandatory. The major challenge for the design of such tools is to reach a better tradeoff between accuracy and time-to-market. This paper presents a Model Driven Engineering (MDE)-based energy-aware Design Space Exploration (DSE) approach allowing the designer to take the power consumption criterion into account early in the design flow. The originality of this approach is that it integrates the Energy-Aware Duplication (EAD) algorithm that strives to balance schedule lengths and energy savings by considering the most important sources of energy consumption in MP2SoC: the massive number of processing elements (PE) and the high-speed Network-on-Chip (NoC). To demonstrate the effectiveness of the proposed approach, we conducted experiments using the H.263 encoder application. The obtained results demonstrated that EAD can effectively save energy in MP2SoC systems. They also showed that our MDE approach is capable of accelerating the DSE process to make early energy-efficient design decisions.

[1]  Mateo Valero,et al.  Understanding the future of energy-performance trade-off via DVFS in HPC environments , 2012, J. Parallel Distributed Comput..

[2]  Osman S. Unsal,et al.  PETS: Power and energy estimation tool at system-level , 2014, Fifteenth International Symposium on Quality Electronic Design.

[3]  Maxime Pelcat,et al.  MARTE to ΠSDF transformation for data-intensive applications analysis , 2014, Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing.

[4]  Rabie Ben Atitallah,et al.  Early power-aware Design Space Exploration for embedded systems: MPEG-2 case study , 2014, 2014 International Symposium on System-on-Chip (SoC).

[5]  Juan Li,et al.  An overview of energy efficiency techniques in cluster computing systems , 2013, Cluster Computing.

[6]  Timo Hämäläinen,et al.  MARTE profile extension for modeling dynamic power management of embedded systems , 2012, J. Syst. Archit..

[7]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[8]  Hironori Kasahara,et al.  Practical Multiprocessor Scheduling Algorithms for Efficient Parallel Processing , 1984, IEEE Transactions on Computers.

[9]  Mohamed Abid,et al.  Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems , 2015, SNPD.

[10]  Jean-Philippe Diguet,et al.  Power and Energy Estimations in Model-Based Design , 2008, FDL.

[11]  Jean-Luc Dekeyser,et al.  Multilevel MPSOC simulation using an MDE approach , 2007, 2007 IEEE International SOC Conference.

[12]  Mohamed Abid,et al.  FPGA-based many-core System-on-Chip design , 2015, Microprocess. Microsystems.

[13]  Sander Stuijk,et al.  SDF^3: SDF For Free , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).

[14]  K. Rijkse,et al.  H.263: video coding for low-bit-rate communication , 1996, IEEE Commun. Mag..

[15]  Jean-Luc Dekeyser,et al.  A Model-Driven Approach for Hybrid Power Estimation in Embedded Systems Design , 2011, EURASIP J. Embed. Syst..

[16]  Wolfgang Müller,et al.  Architectural low-power design using transaction-based system modeling and simulation , 2014, 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV).

[17]  Kees G. W. Goossens,et al.  The Petrol approach to high-level power estimation , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[18]  Albert Y. Zomaya,et al.  Energy-aware parallel task scheduling in a cluster , 2013, Future Gener. Comput. Syst..

[19]  Maxime Pelcat,et al.  A System-Level Architecture Model for Rapid Prototyping of Heterogeneous Multicore Embedded Systems , 2009 .

[20]  Benoît Dupont de Dinechin,et al.  A clustered manycore processor architecture for embedded and accelerated applications , 2013, 2013 IEEE High Performance Extreme Computing Conference (HPEC).

[21]  Jean-François Nezan,et al.  PiMM: Parameterized and Interfaced dataflow Meta-Model for MPSoCs runtime reconfiguration , 2013, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).

[22]  Simon Segars.  ARM7TDMI power consumption , 1997, IEEE Micro.

[23]  Mahmut T. Kandemir,et al.  The design and use of simplePower: a cycle-accurate energy estimation tool , 2000, Proceedings 37th Design Automation Conference.

[24]  Xiao Qin,et al.  EAD and PEBD: Two Energy-Aware Duplication Scheduling Algorithms for Parallel Tasks on Homogeneous Clusters , 2011, IEEE Transactions on Computers.

[25]  Grant Martin,et al.  Overview of the MPSoC design challenge , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[26]  Gernot Heiser,et al.  Dynamic voltage and frequency scaling: the laws of diminishing returns , 2010 .

[27]  Matthias Hagner,et al.  UML-Based Analysis of Power Consumption for Real-Time Embedded Systems , 2011, 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications.

[28]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[29]  Maxime Pelcat,et al.  Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming , 2014, 2014 6th European Embedded Design in Education and Research Conference (EDERC).