Built-In Test and Calibration of DAC/ADC Using A Low-Resolution Dithering DAC ∗

This paper presents a BIST scheme to test and calibrate on-chip DAC and ADC and to improve both linearity and resolution of converters using a built-in sigma-delta modulator. We use a dithering dynamic element matching (DEM) techniques. A first-order sigma-delta modulator is used to sample DAC outputs because of high linearity of its outputs with high oversampling rate (OSR). The scheme is capable of characterizing non-linearity of DAC/ADC by a polynomial-fitting algorithm to obtain calibration coefficients. A built-in low-cost lowresolution dithering DAC is employed to compensate analog outputs of the on-chip DAC for higher resolution and linearity. Simulation shows that using a 6-bit dithering DAC a 14-bit on-chip DAC could be calibrated with 2bit ENOB gain. Calibration of the on-chip ADC is also discussed.

[1]  T. L. Sculley,et al.  Oversampling current sample/hold structures for digital CMOS process implementation , 1998 .

[2]  Leonardo Maria Reyneri,et al.  Fully Digital Optimized Testing and Calibration Technique for \Sigma \Delta ADC's , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[3]  Bapiraju Vinnakota,et al.  Analog and mixed-signal test , 1998 .

[4]  Kuen-Jong Lee,et al.  A sigma-delta modulation based BIST scheme for A/D converters , 2003, 2003 Test Symposium.

[5]  Ye Yi-zheng,et al.  A low-cost BIST scheme for ADC testing , 2005, 2005 6th International Conference on ASIC.

[6]  Aubin Roy,et al.  High accuracy stimulus generation for A/D converter BIST , 2002, Proceedings. International Test Conference.

[7]  Degang Chen,et al.  Linearity test for high resolution DACs using low-accuracy DDEM flash ADCs , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  Kwang-Ting Cheng,et al.  A sigma-delta modulation based BIST scheme for mixed-signal circuits , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[9]  Hanjun Jiang,et al.  Dither incorporated deterministic dynamic element matching for high resolution ADC test using extremely low resolution DACs , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Stephen K. Sunter,et al.  A simplified polynomial-fitting algorithm for DAC and ADC BIST , 1997, Proceedings International Test Conference 1997.

[11]  Gordon W. Roberts,et al.  A BIST scheme for a SNR, gain tracking, and frequency response test of a sigma-delta ADC , 1995 .

[12]  Degang Chen,et al.  Testing of Precision DACs Using Low-Resolution ADCs with Dithering , 2006, 2006 IEEE International Test Conference.

[13]  Simon Haykin,et al.  An Introduction to Analog and Digital Communications , 1989 .