Switching Schemes for Reducing Capacitor Mismatch Sensitivity of Quasi-Passive Cyclic DAC

An alternately complementary switching is proposed to reduce the quasi-passive cyclic DAC error caused by capacitor mismatch, and a hybrid switching is adopted to further enhance its accuracy. With 1.1% moderate capacitor mismatch, the achievable effective number of bits is as high as 15. It is shown that a three-fold improvement in accuracy can be fulfilled by the proposed hybrid switching. Since the DAC owns better immunity to process variations, smaller capacitors can be utilized to diminish both chip cost and power consumption.

[1]  Ludo Weyten,et al.  Two-capacitor DAC with compensative switching , 1995 .

[2]  Pieter Rombouts,et al.  Linearity improvement for the switched-capacitor DAC , 1996 .

[3]  Gabor C. Temes,et al.  Mismatch-shaping serial digital-to-analog converter , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[4]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[5]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[6]  K. Hanihara,et al.  Precision measurement technique of integrated MOS capacitor mismatching using a simple on-chip circuit , 1986, IEEE Transactions on Electron Devices.

[7]  M. Bell.  An LCD column driver using a switch capacitor DAC , 2005, IEEE Journal of Solid-State Circuits.

[8]  Pieter Rombouts,et al.  Capacitor mismatch compensation for the quasi-passive-switched-capacitor DAC , 1998 .

[9]  Calvin Plett,et al.  A differential bipolar quasi-passive cyclic digital-to-analog converter with 4.416 MSps conversion rate and -77 dB THD , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[10]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .