A black-box approach to RF LNA design

This paper presents a novel power-constrained algorithmic design methodology for radiofrequency (RF) low-noise amplifiers (LNAs). The methodology is based on matrix descriptions of the transistors allowing for the first time the derivation of exact synthesis equations for input impedance matching and transducer gain optimization. The equations are embedded in an algorithm for design tradeoffs between noise performance and gain. In particular, the synthesis equations are demonstrated for the cascode topology with inductive degeneration. The matrices required by the mathematical description are derived through simulations, allowing the algorithmic design methodology to be accurate, flexible (i.e. applicable to any two-port active device), and compliant with the needs of intellectual property protection since no dc, small-signal, or noise model parameters are required. The methodology is validated through the design of a 2 mW 2.45 GHz LNA in a predictive 90 nm CMOS technology.

[1]  T. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996 .

[2]  Y. Deval,et al.  A 60µW LNA for 2.4 GHz wireless sensors network applications , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Leonid Belostotski,et al.  Two-port noise figure optimization of source-degenerated cascode CMOS LNAs , 2008 .

[4]  Sorin P. Voinigescu,et al.  A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design , 1996, Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting.

[5]  Peter Russer,et al.  An efficient method for computer aided noise analysis of linear amplifier networks , 1976 .

[6]  Ali M. Niknejad,et al.  On the Noise Optimization of CMOS Common-Source Low-Noise Amplifiers , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[8]  Yiqiang Zhao,et al.  A high gain fully integrated CMOS LNA for WLAN and Bluetooth application , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.

[9]  Othman Sidek,et al.  An improved power constrained simultaneous noise and input matched 2.45 GHz CMOS NB-LNA , 2012, 2012 IEEE International Conference on Circuits and Systems (ICCAS).

[10]  Domenico Zito,et al.  Dual-Input Pseudo-Switch RF Low Noise Amplifier , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.