A hardware redundancy and recovery mechanism for reliable scientific computation on graphics processors
暂无分享,去创建一个
[1] Sarita V. Adve,et al. The impact of technology scaling on lifetime reliability , 2004, International Conference on Dependable Systems and Networks, 2004.
[2] David I. August,et al. Design and evaluation of hybrid fault-detection systems , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[3] Anand Sivasubramaniam,et al. A complexity-effective approach to ALU bandwidth enhancement for instruction-level temporal redundancy , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[4] Michael Gschwind,et al. New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors , 2003, IBM J. Res. Dev..
[5] Shubhendu S. Mukherjee,et al. Detailed design and evaluation of redundant multithreading alternatives , 2002, ISCA.
[6] Irith Pomeranz,et al. Transient-Fault Recovery for Chip Multiprocessors , 2003, IEEE Micro.
[7] Dinesh Manocha,et al. Fast computation of database operations using graphics processors , 2005, SIGGRAPH Courses.
[8] Irith Pomeranz,et al. Transient-fault recovery for chip multiprocessors , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..
[9] Joel S. Emer,et al. The soft error problem: an architectural perspective , 2005, 11th International Symposium on High-Performance Computer Architecture.
[10] David I. August,et al. Design and Evaluation of Hybrid Fault-Detection Systems , 2005, ISCA 2005.
[11] Mike Houston,et al. A Hardware F-Buffer Implementation , 2005 .
[12] Dinesh Manocha,et al. Fast computation of database operations using graphics processors , 2004, SIGMOD '04.
[13] Timo Aila,et al. Delay streams for graphics hardware , 2003, ACM Trans. Graph..
[14] Juhyun Lee,et al. The irregular Z-buffer: Hardware acceleration for irregular data structures , 2005, TOGS.
[15] J. Tschanz,et al. Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0.25-/spl mu/m to 90-nm generation , 2003, IEEE International Electron Devices Meeting 2003.
[16] William R. Mark,et al. The F-buffer: a rasterization-order FIFO buffer for multi-pass rendering , 2001, HWWS '01.
[17] Shekhar Y. Borkar,et al. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.
[18] Irith Pomeranz,et al. Transient-fault recovery using simultaneous multithreading , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.
[19] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[20] Shubhendu S. Mukherjee,et al. Transient fault detection via simultaneous multithreading , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[21] Kevin Skadron,et al. The visual vulnerability spectrum: characterizing architectural vulnerability for graphics hardware , 2006, GH '06.