Design of SDRAM controller Based on EPM1240
暂无分享,去创建一个
SDRAM read and write logic is complex,the maximum clock frequency reaches above 100MHz,the ordinary microcontroller can not achieve complex SDRAM control operation.Complex programmable logic device has advantages such as programming convenience,high integrity,high speed and low cost etc.Therefore select CPLD to design control module of SDRAM interface,to simplify the host to read and write control of the SDRAM.Through the design of SDRAM controller interface based on CPLD,you can connect SDRAM in the external of STM series,ARM series,STC series single chip microprocessor and the DSP,increase system storage space.