Power estimation techniques for integrated circuits

With the advent of portable and high-density microelectronic devices, the power dissipation of very large scale integrated (VLSI) circuits is becoming a critical concern. Accurate and efficient power estimation during the design phase is required in order to meet the power specifications without a costly redesign process. Recently, a variety of power estimation techniques have been proposed, most of which are based on: (1) the use of simplified delay models, and (2) modeling long-term behavior of logic signals with probabilities. The array of available techniques differ in subtle ways in the assumptions that they make, the accuracy that they provide, and the kinds of circuits that they apply to. In this tutorial, I will survey the many power estimation techniques that have been recently proposed and, in an attempt to make sense of all the variety, I will try to explain the different assumptions on which these techniques are based, and the impact of these assumptions on their accuracy and speed.

[1]  Enrico Macii,et al.  Probabilistic Analysis of Large Finite State Machines , 1994, 31st Design Automation Conference.

[2]  Massoud Pedram,et al.  Efficient estimation of dynamic power consumption under a real delay model , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[3]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[4]  Sheldon M. Ross,et al.  Stochastic Processes , 2018, Gauge Integral Structures for Stochastic Calculus and Quantum Electrodynamics.

[5]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[7]  Anantha P. Chandrakasan,et al.  Technologies for personal communications , 1991, 1991 Symposium on VLSI Circuits.

[8]  F. Dresig,et al.  Simulation and reduction of CMOS power dissipation at logic level , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[9]  Ibrahim N. Hajj,et al.  Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Enrico Macii,et al.  Computing the Maximum Power Cycles of a Sequential Circuit , 1995, 32nd Design Automation Conference.

[11]  Athanasios Papoulis,et al.  Probability, Random Variables and Stochastic Processes , 1965 .

[12]  Ibrahim N. Hajj,et al.  Improved Techniques for Probabilistic Simulation Including Signal Correlation Effects , 1993, 30th ACM/IEEE Design Automation Conference.

[13]  K. Keutzer,et al.  On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[14]  S. Chowdhury,et al.  Estimation of maximum currents in MOS IC logic circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Farid N. Najm,et al.  Towards a high-level power estimation capability , 1995, ISLPED '95.

[16]  Ibrahim N. Hajj,et al.  Power Estimation in Sequential Circuitsy , 1995, 32nd Design Automation Conference.

[17]  José C. Monteiro,et al.  A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits , 1994, 31st Design Automation Conference.

[18]  Jan M. Rabaey,et al.  Activity-sensitive architectural power analysis for the control path , 1995, ISLPED '95.

[19]  Farid N. Najm,et al.  Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuitsy , 1995, 32nd Design Automation Conference.

[20]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[22]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[23]  Farid N. Najm,et al.  Transition density: a new measure of activity in digital circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Sung-Mo Kang.  Accurate simulation of power dissipation in VLSI circuits , 1986 .

[25]  Abelardo Pardo,et al.  CMOS dynamic power estimation based on collapsible current source transistor modeling , 1995, ISLPED '95.

[26]  H. K. Sarin,et al.  A power modelling and characterization method for logic simulation , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[27]  Radu Marculescu,et al.  Efficient Power Estimation for Highly Correlated Input Streams , 1995, 32nd Design Automation Conference.

[28]  Chi-Ying Tsui,et al.  Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs , 1994, 31st Design Automation Conference.

[29]  Jiing-Yuan Lin,et al.  A Cell-based Power Estimation In Cmos Combinational Circuits , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[30]  Edward J. McCluskey,et al.  Probabilistic Treatment of General Combinational Networks , 1975, IEEE Transactions on Computers.

[31]  C.M. Huizer,et al.  Power Dissipation Analysis of CMOS VLSI Circuits by means of Switch-Level Simulation , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[32]  John E. Freund,et al.  Probability and statistics for engineers , 1965 .

[33]  Ping Yang,et al.  A Monte Carlo approach for power estimation , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[34]  Ulrich Jagau.  SIMCURRENT-an efficient program for the estimation of the current flow of complex CMOS circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[35]  Radu Marculescu,et al.  Information theoretic measures of energy consumption at register transfer level , 1995, ISLPED '95.

[36]  Thomas H. Krodel.  Power play-fast dynamic power estimation based on logic simulation , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[37]  H. Saunders,et al.  Probability, Random Variables and Stochastic Processes (2nd Edition) , 1989 .

[38]  Farid N. Najm,et al.  Statistical Estimation of the Switching Activity in Digital Circuitsy , 1994, 31st Design Automation Conference.

[39]  Ibrahim N. Hajj,et al.  Probabilistic simulation for reliability analysis of CMOS VLSI circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[40]  B. Ricco,et al.  A novel approach to cost-effective estimate of power dissipation in CMOS ICs , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[41]  An-Chang Deng,et al.  The design and implementation of PowerMill , 1995, ISLPED '95.

[42]  Yan-Chyuan Shiau,et al.  Time domain current waveform simulation of CMOS circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[43]  Farid N. Najm.  Low-pass filter for computing the transition density in digital circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[44]  R. Tjarnstrom.  Power dissipation estimate by switch level simulation (CMOS circuits) , 1989, IEEE International Symposium on Circuits and Systems,.

[45]  Bhanu Kapoor.  Improving the Accuracy of Circuit Activity Measurement , 1994, 31st Design Automation Conference.

[46]  W.T. Eisenmann.  Fast Transient Power And Noise Estimation For VLSI Circuits , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[47]  K. Roy,et al.  Estimation Of Circuit Activity Considering Signal Correlations And Simultaneous Switching , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[48]  Melvin A. Breuer,et al.  The probability of error detection in sequential circuits using random test vectors , 1991, J. Electron. Test..

[49]  Kurt Keutzer,et al.  Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[50]  Kurt Keutzer,et al.  Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[51]  G. Y. Yacoub,et al.  An accurate simulation technique for short-circuit power dissipation based on current component isolation , 1989, IEEE International Symposium on Circuits and Systems,.

[52]  José C. Monteiro,et al.  Techniques for the power estimation of sequential logic circuits under user-specified input sequences and programs , 1995, ISLPED '95.

[53]  R. Marculescu,et al.  Switching Activity Analysis Considering Spatioternporal Correlations , 1994, IEEE/ACM International Conference on Computer-Aided Design.