Background interstage gain calibration technique for pipelined ADCs
暂无分享,去创建一个
Dong Wang | Stephen H. Lewis | Bernard C. Levy | Paul J. Hurst | John P. Keane | B. Levy | Dong Wang | P. Hurst | S. Lewis | J. Keane
[1] S. H. Lewis,et al. A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .
[2] S. H. Lewis,et al. An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration , 2001 .
[3] Ian Galton. Digital cancellation of D/A converter noise in pipelined A/D converters , 2000 .
[4] H. S. Fetterman,et al. CMOS pipelined ADC employing dither to improve linearity , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[5] Johan H. Huijsing,et al. Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .
[6] Bang-Sup Song,et al. Digital-domain calibration of multistep analog-to-digital converters , 1992 .
[7] Stephen H. Lewis,et al. Convergence analysis of a background interstage gain calibration technique for pipelined ADCs , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[8] Bang-Sup Song,et al. A 15 b 5 MSample/s low-spurious CMOS ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[9] L. Singer,et al. A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[10] C. Grace,et al. A 12 b 80 MS/s pipelined ADC with bootstrapped digital calibration , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[11] Ali H. Sayed,et al. Fundamentals Of Adaptive Filtering , 2003 .
[12] P.J. Hurst,et al. A 12 b digital-background-calibrated algorithmic ADC with -90 dB THD , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[13] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[14] Un-Ku Moon,et al. Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.
[15] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .
[16] G. Zimmer,et al. A CMOS operational amplifier with load- and signal-independent settling time , 1988, Symposium on VLSI Circuits.
[17] Paul R. Gray,et al. A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .
[18] A. Karanicolas,et al. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .
[19] P.J. Hurst,et al. An 8-bit 13-Msamples/s digital-background-calibrated algorithmic ADC , 2000, Proceedings of the 26th European Solid-State Circuits Conference.
[20] Pierre Priouret,et al. Adaptive Algorithms and Stochastic Approximations , 1990, Applications of Mathematics.
[21] Ian Galton,et al. Gain error correction technique for pipelined analogue-to-digital converters , 2000 .
[22] P.J. Hurst,et al. A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[23] S.H. Lewis,et al. An 8b 80MSample/s pipelined ADC with background calibration , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).