Resource-Efficient Pipelined Architectures for Radix-2 Real-Valued FFT With Real Datapaths

This brief presents a new algorithm optimized for radix-2 real-valued fast Fourier transform (RFFT) through rigorous formula derivation. Based on that, a novel two-parallel pipelined radix-2 RFFT architecture is proposed with only real datapaths instead of hybrid datapaths. The architecture takes advantage of saving the arithmetic resource in the time-division multiplexing approach to achieve 100% hardware resource utilization. Thereby, it reduces the required number of complex multipliers from log2 N-2 to (1/2)(log2 N -3), in contrast with existing two-parallel pipelined architectures. The experimental result shows that the proposed two-parallel architecture can reduce the slice and power consumption by a factor of 30% compared with a recently published work for a 64-point CFFT. Furthermore, a systematic method is also explicated to generalize the architecture to higher level of parallelism and higher radix.

[1]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[2]  Keshab K. Parhi,et al.  Pipelined Architectures for Real-Valued FFT and Hermitian-Symmetric IFFT With Real Datapaths , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Abbes Amira,et al.  FPGA implementations of fast Fourier transforms for real-time signal and image processing , 2005 .

[4]  Keshab K. Parhi,et al.  A Pipelined FFT Architecture for Real-Valued Signals , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Keshab K. Parhi,et al.  FFT Architectures for Real-Valued Signals Based on Radix-$2^{3}$ and Radix-$2^{4}$ Algorithms , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Hsiang-Feng Chi,et al.  A cost-effective memory-based real-valued FFT and Hermitian symmetric IFFT processor for DMT-based wire-line transmission systems , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  H.L. Groginsky,et al.  A Pipeline Fast Fourier Transform , 1970, IEEE Transactions on Computers.

[8]  Bingsheng He,et al.  A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Mu-Huo Cheng,et al.  A real-time maximum-likelihood heart-rate estimator for wearable textile sensors , 2008, 2008 30th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[10]  Douglas L. Jones,et al.  Real-valued fast Fourier transform algorithms , 1987, IEEE Trans. Acoust. Speech Signal Process..

[11]  K. Parhi,et al.  Parallel - pipelined radix-22 FFT architecture for real valued signals , 2010, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers.

[12]  Truong Q. Nguyen,et al.  On the Fixed-Point Accuracy Analysis of FFT Algorithms , 2008, IEEE Transactions on Signal Processing.

[13]  Gopalakrishnan Lakshminarayanan,et al.  Pipelined FFT architectures for real-time signal processing and wireless communication applications , 2014, 18th International Symposium on VLSI Design and Test.

[14]  Keshab K. Parhi,et al.  Reducing the number of features for seizure prediction of spectral power in intracranial EEG , 2012, 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR).

[15]  Pradnya Zode,et al.  Folded FFT architecture for real-valued signals based on Radix-23 algorithm , 2014, 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS).

[16]  Keshab K. Parhi,et al.  Pipelined Parallel FFT Architectures via Folding Transformation , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Keshab K. Parhi,et al.  An In-Place FFT Architecture for Real-Valued Signals , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.