New low power adders based on new representations of carry signals

The carry signals are crucial in binary addition of two numbers. There are many kinds of carries including the traditional carry, Ling's carry, and the carry for adders based on redundant arithmetic. The traditional carry is conventionally generated by the "recursive doubling" method or the "fco" operator. This paper first proposes a uniform representation of various carry signals using function graphs, which are more powerful than both "recursive doubling" and "fco" operator. Based on the function graphs of carries, we present new adder implementations using MUXes. The new adders can save from 50% to 15% fewer MUXes for different adders. We further demonstrate that contrary to a previous result, Ling's carry can be efficiently implemented using MUX with a slight speed advantage.

[1]  Michael J. Flynn,et al.  High-Speed Addition in CMOS , 1992, IEEE Trans. Computers.

[2]  Mary Jane Irwin,et al.  Power-delay characteristics of CMOS adders , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Yuke Wang,et al.  Solving Boolean Equations Using ROSOP Forms , 1998, IEEE Trans. Computers.

[4]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[5]  Dhananjay S. Phatak,et al.  Intermediate variable encodings that enable multiplexor-based implementations of two operand addition , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[6]  Keshab K. Parhi,et al.  A fast VLSI adder architecture , 1992 .

[7]  Earl E. Swartzlander,et al.  A Spanning Tree Carry Lookahead Adder , 1992, IEEE Trans. Computers.

[8]  G. M. Blair,et al.  Fast two's complement VLSI adder design , 1995 .

[9]  Robert W. Doran.  Variants of an Improved Carry Look-Ahead Adder , 1988, IEEE Trans. Computers.

[10]  Keshab K. Parhi.  Low-energy CSMT carry generators and binary adders , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[11]  A. L. Fisher,et al.  Ultrafast compact 32-bit CMOS adders in multiple-output domino logic , 1989 .

[12]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[13]  Ajay Naini,et al.  A 4.5 Ins 96b Cmos Adder Design , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[14]  Keshab K. Parhi.  Fast low-energy VLSI binary addition , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[15]  Huey Ling.  High Speed Binary Adder , 1981, IBM J. Res. Dev..